module clock_gen(clk);
output reg clk;


initial
begin
clk=0;
end


always
begin
#5
clk = ~clk;
end
endmodule

module clk_tb();

wire signal;

clock_gen test(clk);

endmodule