Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- .ORG 0x0000
- RJMP main
- main:
- LDI r16, 0xFF
- OUT DDRB, r16
- LDI r17, 0xFF
- LDI r18, 0xFF
- CBI DDRC, 0
- SBI DDRB, 5
- SBI PORTB, 5
- loop:
- SBIS PINC, 0 //skip if bit cleared, clear if bit cleared
- RJMP loop
- SBI PortB, 5
- RCALL delay_08
- RCALL delay_08
- RCALL delay_08
- CBI PortB, 5
- RCALL delay_08
- RCALL delay_08
- RCALL delay_08
- SBI PortB, 5
- RCALL delay_08
- CBI PortB, 5
- RCALL delay_08
- RJMP loop
- delay_05: // long delay
- LDI r16, 255
- LDI r17, 0xFF
- outer_loop:
- LDI r24, low(3037)
- LDI r25, high(3037)
- delay_loop:
- ADIW r24, 1
- BRNE delay_loop
- DEC r16
- BRNE outer_loop
- RET
- delay_08:
- LDI r17, 0x00
- LDI r16, 81
- outer_loop8:
- LDI r24, low(3037)
- LDI r25, high(3037)
- delay_loop8:
- ADIW r24, 1
- BRNE delay_loop8
- DEC r16
- BRNE outer_loop8
- RET
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement