Advertisement
Guest User

Untitled

a guest
Nov 9th, 2021
83
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 6.67 KB | None | 0 0
  1. root@EPY00:~# lspci -vv -s 0000:c0:01.1
  2. c0:01.1 PCI bridge: Advanced Micro Devices, Inc. [AMD] Starship/Matisse GPP Bridge (prog-if 00 [Normal decode])
  3. Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
  4. Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
  5. Latency: 0, Cache Line Size: 64 bytes
  6. Interrupt: pin ? routed to IRQ 70
  7. NUMA node: 1
  8. IOMMU group: 87
  9. Bus: primary=c0, secondary=c1, subordinate=c1, sec-latency=0
  10. I/O behind bridge: 0000d000-0000dfff [size=4K]
  11. Memory behind bridge: 9c000000-9c1fffff [size=2M]
  12. Prefetchable memory behind bridge: [disabled]
  13. Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ <SERR- <PERR-
  14. BridgeCtl: Parity- SERR+ NoISA- VGA- VGA16+ MAbort- >Reset- FastB2B-
  15. PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn-
  16. Capabilities: [50] Power Management version 3
  17. Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+)
  18. Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME-
  19. Capabilities: [58] Express (v2) Root Port (Slot+), MSI 00
  20. DevCap: MaxPayload 512 bytes, PhantFunc 0
  21. ExtTag+ RBE+
  22. DevCtl: CorrErr+ NonFatalErr+ FatalErr+ UnsupReq-
  23. RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+
  24. MaxPayload 512 bytes, MaxReadReq 512 bytes
  25. DevSta: CorrErr- NonFatalErr- FatalErr- UnsupReq- AuxPwr- TransPend-
  26. LnkCap: Port #0, Speed 16GT/s, Width x8, ASPM L1, Exit Latency L1 <64us
  27. ClockPM- Surprise- LLActRep+ BwNot+ ASPMOptComp+
  28. LnkCtl: ASPM Disabled; RCB 64 bytes, Disabled- CommClk+
  29. ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
  30. LnkSta: Speed 8GT/s (downgraded), Width x4 (downgraded)
  31. TrErr- Train- SlotClk+ DLActive+ BWMgmt+ ABWMgmt-
  32. SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise-
  33. Slot #3, PowerLimit 75.000W; Interlock- NoCompl+
  34. SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg-
  35. Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock-
  36. SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock-
  37. Changed: MRL- PresDet- LinkState-
  38. RootCap: CRSVisible+
  39. RootCtl: ErrCorrectable- ErrNon-Fatal- ErrFatal- PMEIntEna+ CRSVisible+
  40. RootSta: PME ReqID 0000, PMEStatus- PMEPending-
  41. DevCap2: Completion Timeout: Range ABCD, TimeoutDis+ NROPrPrP- LTR-
  42. 10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt+ EETLPPrefix+, MaxEETLPPrefixes 1
  43. EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit-
  44. FRS- LN System CLS Not Supported, TPHComp- ExtTPHComp- ARIFwd+
  45. AtomicOpsCap: Routing- 32bit+ 64bit+ 128bitCAS-
  46. DevCtl2: Completion Timeout: 65ms to 210ms, TimeoutDis- LTR- OBFF Disabled, ARIFwd+
  47. AtomicOpsCtl: ReqEn- EgressBlck-
  48. LnkCap2: Supported Link Speeds: 2.5-16GT/s, Crosslink- Retimer+ 2Retimers+ DRS-
  49. LnkCtl2: Target Link Speed: 16GT/s, EnterCompliance- SpeedDis-
  50. Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-
  51. Compliance De-emphasis: -6dB
  52. LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete+ EqualizationPhase1+
  53. EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest-
  54. Retimer- 2Retimers- CrosslinkRes: unsupported
  55. Capabilities: [a0] MSI: Enable+ Count=1/1 Maskable- 64bit+
  56. Address: 00000000fee00000 Data: 0000
  57. Capabilities: [c0] Subsystem: Gigabyte Technology Co., Ltd Starship/Matisse GPP Bridge
  58. Capabilities: [c8] HyperTransport: MSI Mapping Enable+ Fixed+
  59. Capabilities: [100 v1] Vendor Specific Information: ID=0001 Rev=1 Len=010 <?>
  60. Capabilities: [270 v1] Secondary PCI Express
  61. LnkCtl3: LnkEquIntrruptEn- PerformEqu-
  62. LaneErrStat: 0
  63. Capabilities: [370 v1] L1 PM Substates
  64. L1SubCap: PCI-PM_L1.2- PCI-PM_L1.1+ ASPM_L1.2- ASPM_L1.1+ L1_PM_Substates+
  65. L1SubCtl1: PCI-PM_L1.2- PCI-PM_L1.1- ASPM_L1.2- ASPM_L1.1-
  66. L1SubCtl2:
  67. Capabilities: [380 v1] Downstream Port Containment
  68. DpcCap: INT Msg #0, RPExt+ PoisonedTLP+ SwTrigger+ RP PIO Log 6, DL_ActiveErr+
  69. DpcCtl: Trigger:0 Cmpl- INT- ErrCor- PoisonedTLP- SwTrigger- DL_ActiveErr-
  70. DpcSta: Trigger- Reason:00 INT- RPBusy- TriggerExt:00 RP PIO ErrPtr:1f
  71. Source: 0000
  72. Capabilities: [400 v1] Data Link Feature <?>
  73. Capabilities: [410 v1] Physical Layer 16.0 GT/s <?>
  74. Capabilities: [440 v1] Lane Margining at the Receiver <?>
  75. Kernel driver in use: pcieport
  76.  
  77. root@EPY00:~# lspci -vv -s 0000:c0:01.1 | grep x4
  78. LnkSta: Speed 8GT/s (downgraded), Width x4 (downgraded)
  79. root@EPY00:~# lspci -vv -s 0000:c0:01.1 | grep x4 -A 15
  80. LnkSta: Speed 8GT/s (downgraded), Width x4 (downgraded)
  81. TrErr- Train- SlotClk+ DLActive+ BWMgmt+ ABWMgmt-
  82. SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise-
  83. Slot #3, PowerLimit 75.000W; Interlock- NoCompl+
  84. SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg-
  85. Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock-
  86. SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock-
  87. Changed: MRL- PresDet- LinkState-
  88. RootCap: CRSVisible+
  89. RootCtl: ErrCorrectable- ErrNon-Fatal- ErrFatal- PMEIntEna+ CRSVisible+
  90. RootSta: PME ReqID 0000, PMEStatus- PMEPending-
  91. DevCap2: Completion Timeout: Range ABCD, TimeoutDis+ NROPrPrP- LTR-
  92. 10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt+ EETLPPrefix+, MaxEETLPPrefixes 1
  93. EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit-
  94. FRS- LN System CLS Not Supported, TPHComp- ExtTPHComp- ARIFwd+
  95. AtomicOpsCap: Routing- 32bit+ 64bit+ 128bitCAS-
  96.  
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement