Guest User

Untitled

a guest
Jul 17th, 2018
93
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 28.64 KB | None | 0 0
  1. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_32\mscorlib\2.0.0.0__b77a5c561934e089\mscorlib.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  2. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\Microsoft.VisualStudio.HostingProcess.Utilities\9.0.0.0__b03f5f7f11d50a3a\Microsoft.VisualStudio.HostingProcess.Utilities.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  3. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System.Windows.Forms\2.0.0.0__b77a5c561934e089\System.Windows.Forms.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  4. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\Microsoft.VisualStudio.HostingProcess.Utilities.Sync\9.0.0.0__b03f5f7f11d50a3a\Microsoft.VisualStudio.HostingProcess.Utilities.Sync.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  5. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System\2.0.0.0__b77a5c561934e089\System.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  6. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\Microsoft.VisualStudio.Debugger.Runtime\9.0.0.0__b03f5f7f11d50a3a\Microsoft.VisualStudio.Debugger.Runtime.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  7. 'mosacl.vshost.exe' (Managed): Loaded 'X:\Mosa-Experiment\Mosa\bin\mosacl.vshost.exe', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  8. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System.Core\3.5.0.0__b77a5c561934e089\System.Core.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  9. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_32\System.Data\2.0.0.0__b77a5c561934e089\System.Data.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  10. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System.Drawing\2.0.0.0__b03f5f7f11d50a3a\System.Drawing.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  11. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System.Xml\2.0.0.0__b77a5c561934e089\System.Xml.dll', Skipped loading symbols. Module is optimized and the debugger option 'Just My Code' is enabled.
  12. The thread 0xa88 has exited with code 0 (0x0).
  13. The thread 0xcac has exited with code 0 (0x0).
  14. The thread 0xce8 has exited with code 0 (0x0).
  15. 'mosacl.vshost.exe' (Managed): Loaded 'X:\Mosa-Experiment\Mosa\bin\mosacl.exe', Symbols loaded.
  16. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\Accessibility\2.0.0.0__b03f5f7f11d50a3a\Accessibility.dll'
  17. 'mosacl.vshost.exe' (Managed): Loaded 'X:\Mosa-Experiment\Mosa\bin\Mosa.Runtime.dll', Symbols loaded.
  18. 'mosacl.vshost.exe' (Managed): Loaded 'X:\Mosa-Experiment\Mosa\bin\Mosa.Platforms.x86.dll', Symbols loaded.
  19. 'mosacl.vshost.exe' (Managed): Loaded 'X:\Mosa-Experiment\Mosa\bin\Mosa.Kernel.dll', Symbols loaded.
  20. 'mosacl.vshost.exe' (Managed): Loaded 'C:\WINDOWS\assembly\GAC_MSIL\System.Configuration\2.0.0.0__b03f5f7f11d50a3a\System.Configuration.dll'
  21. PdbFileHeader:
  22. Signature=Microsoft C/C++ MSF 7.00
  23. PageSize=512
  24. BitmapPage=1 (at offset 512)
  25. FilePages=27
  26. RootBytes=124
  27. Reserved=0
  28. IndexPage=22 (at offset 11264)
  29. PdbReader: Root stream page 21 (at offset 10752)
  30. PdbRootStream: PDB file contains 16 streams.
  31. PDB Stream #0 (Length 60 bytes)
  32. Page 18 (at offset 9216)
  33. PDB Stream #1 (Length 175 bytes)
  34. Page 20 (at offset 10240)
  35. PDB Stream #2 (Length 56 bytes)
  36. Page 6 (at offset 3072)
  37. PDB Stream #3 (Length 363 bytes)
  38. Page 17 (at offset 8704)
  39. PDB Stream #4 (Length 0 bytes)
  40. PDB Stream #5 (Length 122 bytes)
  41. Page 9 (at offset 4608)
  42. PDB Stream #6 (Length 128 bytes)
  43. Page 8 (at offset 4096)
  44. PDB Stream #7 (Length 88 bytes)
  45. Page 4 (at offset 2048)
  46. PDB Stream #8 (Length 440 bytes)
  47. Page 11 (at offset 5632)
  48. PDB Stream #9 (Length 580 bytes)
  49. Page 12 (at offset 6144)
  50. Page 13 (at offset 6656)
  51. PDB Stream #10 (Length 576 bytes)
  52. Page 16 (at offset 8192)
  53. Page 15 (at offset 7680)
  54. PDB Stream #11 (Length 132 bytes)
  55. Page 14 (at offset 7168)
  56. PDB Stream #12 (Length -1 bytes)
  57. PDB Stream #13 (Length -1 bytes)
  58. PDB Stream #14 (Length -1 bytes)
  59. PDB Stream #15 (Length 40 bytes)
  60. Page 7 (at offset 3584)
  61. Global symbols:
  62. Public 0 0:100663297 COM+_Entry_Point
  63. Function 0 1:4 Main
  64. Unknown Symbol (1129)
  65. Function 0 1:108 MulConstantCRight
  66. Unknown Symbol (1129)
  67. Types:
  68. Mosa.QuickTest.App
  69. Symbols:
  70. Unknown Symbol (112A)
  71. Unknown Symbol (0404)
  72. Unknown Symbol (0006)
  73. Unknown Symbol (112A)
  74. Unknown Symbol (1103)
  75. Unknown Symbol (1120)
  76. Unknown Symbol (0006)
  77. Unknown Symbol (0404)
  78. Unknown Symbol (0006)
  79. Lines:
  80. Line numbers table _header: size=2, fileOffset=0, numberOfLines=2, sizeOfLines=36, address=0001:00000000
  81. Line 19 columns 9-10 at 0001:00000000
  82. Line 21 columns 9-10 at 0001:00000001
  83. Line numbers table _header: size=12, fileOffset=0, numberOfLines=3, sizeOfLines=48, address=0001:00000002
  84. Line 30 columns 9-10 at 0001:00000002
  85. Line 31 columns 13-42 at 0001:00000003
  86. Line 32 columns 9-10 at 0001:0000000c
  87. IR representation of method Main() after stage BasicBlockBuilderStage
  88. Block #1 - label L_FFFFFFFF
  89. L_FFFFFFFF: CIL.Br L_0000
  90. Block #2 - label L_7FFFFFFF
  91. Block #3 - label L_0000
  92. L_0000: CIL.Nop
  93. L_0001: CIL.Ret L_7FFFFFFF
  94. IR representation of method Main() after stage IR.CILTransformationStage
  95. Block #1 - label L_FFFFFFFF
  96. L_FFFFFFFF: CIL.Br L_0000
  97. Block #2 - label L_7FFFFFFF
  98. Block #3 - label L_0000
  99. L_0000: IR.Nop
  100. L_0001: IR.Return L_7FFFFFFF
  101. Computed dominance frontiers
  102. IR representation of method Main() after stage DominanceCalculationStage
  103. Block #1 - label L_FFFFFFFF
  104. L_FFFFFFFF: CIL.Br L_0000
  105. Block #2 - label L_7FFFFFFF
  106. Block #3 - label L_0000
  107. L_0000: IR.Nop
  108. L_0001: IR.Return L_7FFFFFFF
  109. IR representation of method Main() after stage StackLayoutStage
  110. Block #1 - label L_FFFFFFFF
  111. L_FFFFFFFF: IR.Prologue
  112. L_FFFFFFFF: CIL.Br L_0000
  113. Block #2 - label L_7FFFFFFF
  114. L_7FFFFFFF: IR.Epilogue
  115. Block #3 - label L_0000
  116. L_0000: IR.Nop
  117. L_0001: IR.Return L_7FFFFFFF
  118. IR representation of method Main() after stage X86.LongOperandTransformationStage
  119. Block #1 - label L_FFFFFFFF
  120. L_FFFFFFFF: IR.Prologue
  121. L_FFFFFFFF: CIL.Br L_0000
  122. Block #2 - label L_7FFFFFFF
  123. L_7FFFFFFF: IR.Epilogue
  124. Block #3 - label L_0000
  125. L_0000: IR.Nop
  126. L_0001: IR.Return L_7FFFFFFF
  127. IR representation of method Main() after stage X86.AddressModeConversionStage
  128. Block #1 - label L_FFFFFFFF
  129. L_FFFFFFFF: IR.Prologue
  130. L_FFFFFFFF: CIL.Br L_0000
  131. Block #2 - label L_7FFFFFFF
  132. L_7FFFFFFF: IR.Epilogue
  133. Block #3 - label L_0000
  134. L_0000: IR.Nop
  135. L_0001: IR.Return L_7FFFFFFF
  136. IR representation of method Main() after stage X86.CILTransformationStage
  137. Block #1 - label L_FFFFFFFF
  138. L_FFFFFFFF: IR.Prologue
  139. L_FFFFFFFF: X86.Jmp L_0000
  140. Block #2 - label L_7FFFFFFF
  141. L_7FFFFFFF: IR.Epilogue
  142. Block #3 - label L_0000
  143. L_0000: IR.Nop
  144. L_0001: IR.Return L_7FFFFFFF
  145. IR representation of method Main() after stage X86.IRTransformationStage
  146. Block #1 - label L_FFFFFFFF
  147. L_FFFFFFFF: X86.Push EBP [Type: I4]
  148. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  149. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 8 [Type: I4]
  150. L_FFFFFFFF: X86.Push EDI [Type: I4]
  151. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  152. L_FFFFFFFF: X86.Push ECX [Type: I4]
  153. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  154. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 2 [Type: I4]
  155. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  156. L_FFFFFFFF: X86.Rep
  157. L_FFFFFFFF: X86.Stosd
  158. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  159. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  160. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 1 [Type: I4]
  161. L_FFFFFFFF: X86.Push EDX [Type: I4]
  162. L_FFFFFFFF: X86.Jmp L_0000
  163. Block #2 - label L_7FFFFFFF
  164. L_7FFFFFFF: X86.Pop EDX [Type: I]
  165. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 8 [Type: I]
  166. L_7FFFFFFF: X86.Pop EBP [Type: I]
  167. L_7FFFFFFF: X86.Ret
  168. Block #3 - label L_0000
  169. L_0000: X86.Nop
  170. L_0001: X86.Jmp L_7FFFFFFF
  171. IR representation of method Main() after stage X86.TweakTransformationStage
  172. Block #1 - label L_FFFFFFFF
  173. L_FFFFFFFF: X86.Push EBP [Type: I4]
  174. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  175. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 8 [Type: I4]
  176. L_FFFFFFFF: X86.Push EDI [Type: I4]
  177. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  178. L_FFFFFFFF: X86.Push ECX [Type: I4]
  179. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  180. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 2 [Type: I4]
  181. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  182. L_FFFFFFFF: X86.Rep
  183. L_FFFFFFFF: X86.Stosd
  184. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  185. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  186. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 1 [Type: I4]
  187. L_FFFFFFFF: X86.Push EDX [Type: I4]
  188. L_FFFFFFFF: X86.Jmp L_0000
  189. Block #2 - label L_7FFFFFFF
  190. L_7FFFFFFF: X86.Pop EDX [Type: I]
  191. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 8 [Type: I]
  192. L_7FFFFFFF: X86.Pop EBP [Type: I]
  193. L_7FFFFFFF: X86.Ret
  194. Block #3 - label L_0000
  195. L_0000: X86.Nop
  196. L_0001: X86.Jmp L_7FFFFFFF
  197. IR representation of method Main() after stage X86.MemToMemConversionStage
  198. Block #1 - label L_FFFFFFFF
  199. L_FFFFFFFF: X86.Push EBP [Type: I4]
  200. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  201. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 8 [Type: I4]
  202. L_FFFFFFFF: X86.Push EDI [Type: I4]
  203. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  204. L_FFFFFFFF: X86.Push ECX [Type: I4]
  205. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  206. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 2 [Type: I4]
  207. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  208. L_FFFFFFFF: X86.Rep
  209. L_FFFFFFFF: X86.Stosd
  210. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  211. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  212. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 1 [Type: I4]
  213. L_FFFFFFFF: X86.Push EDX [Type: I4]
  214. L_FFFFFFFF: X86.Jmp L_0000
  215. Block #2 - label L_7FFFFFFF
  216. L_7FFFFFFF: X86.Pop EDX [Type: I]
  217. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 8 [Type: I]
  218. L_7FFFFFFF: X86.Pop EBP [Type: I]
  219. L_7FFFFFFF: X86.Ret
  220. Block #3 - label L_0000
  221. L_0000: X86.Nop
  222. L_0001: X86.Jmp L_7FFFFFFF
  223. IR representation of method Main() after stage LoopAwareBlockOrderStage
  224. Block #1 - label L_FFFFFFFF
  225. L_FFFFFFFF: X86.Push EBP [Type: I4]
  226. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  227. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 8 [Type: I4]
  228. L_FFFFFFFF: X86.Push EDI [Type: I4]
  229. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  230. L_FFFFFFFF: X86.Push ECX [Type: I4]
  231. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  232. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 2 [Type: I4]
  233. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  234. L_FFFFFFFF: X86.Rep
  235. L_FFFFFFFF: X86.Stosd
  236. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  237. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  238. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 1 [Type: I4]
  239. L_FFFFFFFF: X86.Push EDX [Type: I4]
  240. L_FFFFFFFF: X86.Jmp L_0000
  241. Block #2 - label L_0000
  242. L_0000: X86.Nop
  243. L_0001: X86.Jmp L_7FFFFFFF
  244. Block #3 - label L_7FFFFFFF
  245. L_7FFFFFFF: X86.Pop EDX [Type: I]
  246. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 8 [Type: I]
  247. L_7FFFFFFF: X86.Pop EBP [Type: I]
  248. L_7FFFFFFF: X86.Ret
  249. IR representation of method Main() after stage X86.SimplePeepholeOptimizationStage
  250. Block #1 - label L_FFFFFFFF
  251. L_FFFFFFFF: X86.Push EBP [Type: I4]
  252. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  253. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 8 [Type: I4]
  254. L_FFFFFFFF: X86.Push EDI [Type: I4]
  255. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  256. L_FFFFFFFF: X86.Push ECX [Type: I4]
  257. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  258. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 2 [Type: I4]
  259. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  260. L_FFFFFFFF: X86.Rep
  261. L_FFFFFFFF: X86.Stosd
  262. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  263. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  264. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 1 [Type: I4]
  265. L_FFFFFFFF: X86.Push EDX [Type: I4]
  266. Block #2 - label L_0000
  267. L_0000: X86.Nop
  268. Block #3 - label L_7FFFFFFF
  269. L_7FFFFFFF: X86.Pop EDX [Type: I]
  270. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 8 [Type: I]
  271. L_7FFFFFFF: X86.Pop EBP [Type: I]
  272. L_7FFFFFFF: X86.Ret
  273. IR representation of method MulConstantCRight(Char expect,Char a) after stage BasicBlockBuilderStage
  274. Block #1 - label L_FFFFFFFF
  275. L_FFFFFFFF: CIL.Br L_0000
  276. Block #2 - label L_7FFFFFFF
  277. Block #3 - label L_0000
  278. L_0000: CIL.Nop
  279. ; L_0001: CIL.Ldarg_0 expect [EBP+4h] [Type: Char, SSA Version: 0]
  280. ; L_0002: CIL.Ldarg_1 a [EBP+8h] [Type: Char, SSA Version: 0]
  281. L_0003: CIL.Ldc_i4_3 const 3 [Type: I4]
  282. L_0004: CIL.Mul <- ,
  283. L_0005: CIL.Ceq [==] ,
  284. L_0007: CIL.Stloc_0 L_0 [EBP-0h] [Type: Boolean, SSA Version: 0] <-
  285. L_0008: CIL.Br_s L_000A
  286. Block #4 - label L_000A
  287. ; L_000A: CIL.Ldloc_0 L_0 [EBP-0h] [Type: Boolean, SSA Version: 0]
  288. L_000B: CIL.Ret L_7FFFFFFF
  289. IR representation of method MulConstantCRight(Char expect,Char a) after stage IR.CILTransformationStage
  290. Block #1 - label L_FFFFFFFF
  291. L_FFFFFFFF: CIL.Br L_0000
  292. Block #2 - label L_7FFFFFFF
  293. Block #3 - label L_0000
  294. L_0000: IR.Nop
  295. L_0004: CIL.Mul T_3 [EBP-Ch] [Type: I4, SSA Version: 0] <- a [EBP+8h] [Type: Char, SSA Version: 0], const 3 [Type: I4]
  296. L_0005: IR.IntegerCompare [equal] T_2 [EBP-8h] [Type: I4, SSA Version: 0] <- expect [EBP+4h] [Type: Char, SSA Version: 0], T_3 [EBP-Ch] [Type: I4, SSA Version: 0]
  297. L_0007: IR.Move L_0 [EBP-0h] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-8h] [Type: I4, SSA Version: 0]
  298. L_0008: CIL.Br_s L_000A
  299. Block #4 - label L_000A
  300. L_000B: IR.Return L_0 [EBP-0h] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  301. Computed dominance frontiers
  302. IR representation of method MulConstantCRight(Char expect,Char a) after stage DominanceCalculationStage
  303. Block #1 - label L_FFFFFFFF
  304. L_FFFFFFFF: CIL.Br L_0000
  305. Block #2 - label L_7FFFFFFF
  306. Block #3 - label L_0000
  307. L_0000: IR.Nop
  308. L_0004: CIL.Mul T_3 [EBP-Ch] [Type: I4, SSA Version: 0] <- a [EBP+8h] [Type: Char, SSA Version: 0], const 3 [Type: I4]
  309. L_0005: IR.IntegerCompare [equal] T_2 [EBP-8h] [Type: I4, SSA Version: 0] <- expect [EBP+4h] [Type: Char, SSA Version: 0], T_3 [EBP-Ch] [Type: I4, SSA Version: 0]
  310. L_0007: IR.Move L_0 [EBP-0h] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-8h] [Type: I4, SSA Version: 0]
  311. L_0008: CIL.Br_s L_000A
  312. Block #4 - label L_000A
  313. L_000B: IR.Return L_0 [EBP-0h] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  314. IR representation of method MulConstantCRight(Char expect,Char a) after stage StackLayoutStage
  315. Block #1 - label L_FFFFFFFF
  316. L_FFFFFFFF: IR.Prologue
  317. L_FFFFFFFF: CIL.Br L_0000
  318. Block #2 - label L_7FFFFFFF
  319. L_7FFFFFFF: IR.Epilogue
  320. Block #3 - label L_0000
  321. L_0000: IR.Nop
  322. L_0004: CIL.Mul T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- a [EBP+Ch] [Type: Char, SSA Version: 0], const 3 [Type: I4]
  323. L_0005: IR.IntegerCompare [equal] T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- expect [EBP+8h] [Type: Char, SSA Version: 0], T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  324. L_0007: IR.Move L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  325. L_0008: CIL.Br_s L_000A
  326. Block #4 - label L_000A
  327. L_000B: IR.Return L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  328. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.LongOperandTransformationStage
  329. Block #1 - label L_FFFFFFFF
  330. L_FFFFFFFF: IR.Prologue
  331. L_FFFFFFFF: CIL.Br L_0000
  332. Block #2 - label L_7FFFFFFF
  333. L_7FFFFFFF: IR.Epilogue
  334. Block #3 - label L_0000
  335. L_0000: IR.Nop
  336. L_0004: CIL.Mul T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- a [EBP+Ch] [Type: Char, SSA Version: 0], const 3 [Type: I4]
  337. L_0005: IR.IntegerCompare [equal] T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- expect [EBP+8h] [Type: Char, SSA Version: 0], T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  338. L_0007: IR.Move L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  339. L_0008: CIL.Br_s L_000A
  340. Block #4 - label L_000A
  341. L_000B: IR.Return L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  342. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.AddressModeConversionStage
  343. Block #1 - label L_FFFFFFFF
  344. L_FFFFFFFF: IR.Prologue
  345. L_FFFFFFFF: CIL.Br L_0000
  346. Block #2 - label L_7FFFFFFF
  347. L_7FFFFFFF: IR.Epilogue
  348. Block #3 - label L_0000
  349. L_0000: IR.Nop
  350. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  351. L_0004: CIL.Mul EAX [Type: I4] <- const 3 [Type: I4]
  352. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  353. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  354. L_0005: IR.IntegerCompare [equal] EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  355. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  356. L_0007: IR.Move L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  357. L_0008: CIL.Br_s L_000A
  358. Block #4 - label L_000A
  359. L_000B: IR.Return L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  360. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.CILTransformationStage
  361. Block #1 - label L_FFFFFFFF
  362. L_FFFFFFFF: IR.Prologue
  363. L_FFFFFFFF: X86.Jmp L_0000
  364. Block #2 - label L_7FFFFFFF
  365. L_7FFFFFFF: IR.Epilogue
  366. Block #3 - label L_0000
  367. L_0000: IR.Nop
  368. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  369. L_0004: X86.Mul EAX [Type: I4] <- const 3 [Type: I4]
  370. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  371. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  372. L_0005: IR.IntegerCompare [equal] EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  373. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  374. L_0007: IR.Move L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  375. L_0008: X86.Jmp L_000A
  376. Block #4 - label L_000A
  377. L_000B: IR.Return L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] L_7FFFFFFF
  378. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.IRTransformationStage
  379. Block #1 - label L_FFFFFFFF
  380. L_FFFFFFFF: X86.Push EBP [Type: I4]
  381. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  382. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 20 [Type: I4]
  383. L_FFFFFFFF: X86.Push EDI [Type: I4]
  384. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  385. L_FFFFFFFF: X86.Push ECX [Type: I4]
  386. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  387. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 5 [Type: I4]
  388. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  389. L_FFFFFFFF: X86.Rep
  390. L_FFFFFFFF: X86.Stosd
  391. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  392. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  393. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 2 [Type: I4]
  394. L_FFFFFFFF: X86.Push EDX [Type: I4]
  395. L_FFFFFFFF: X86.Jmp L_0000
  396. Block #2 - label L_7FFFFFFF
  397. L_7FFFFFFF: X86.Pop EDX [Type: I]
  398. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 20 [Type: I]
  399. L_7FFFFFFF: X86.Pop EBP [Type: I]
  400. L_7FFFFFFF: X86.Ret
  401. Block #3 - label L_0000
  402. L_0000: X86.Nop
  403. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  404. L_0004: X86.Mul EAX [Type: I4] <- const 3 [Type: I4]
  405. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  406. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  407. L_0005: X86.Cmp EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  408. L_0005: X86.Setcc [equal] [e] EAX [Type: I4]
  409. L_0005: X86.Movzx EAX [Type: U1] <- EAX [Type: U1]
  410. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  411. L_0007: X86.Mov L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  412. L_0008: X86.Jmp L_000A
  413. Block #4 - label L_000A
  414. L_000B: X86.Jmp L_7FFFFFFF
  415. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.TweakTransformationStage
  416. Block #1 - label L_FFFFFFFF
  417. L_FFFFFFFF: X86.Push EBP [Type: I4]
  418. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  419. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 20 [Type: I4]
  420. L_FFFFFFFF: X86.Push EDI [Type: I4]
  421. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  422. L_FFFFFFFF: X86.Push ECX [Type: I4]
  423. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  424. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 5 [Type: I4]
  425. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  426. L_FFFFFFFF: X86.Rep
  427. L_FFFFFFFF: X86.Stosd
  428. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  429. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  430. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 2 [Type: I4]
  431. L_FFFFFFFF: X86.Push EDX [Type: I4]
  432. L_FFFFFFFF: X86.Jmp L_0000
  433. Block #2 - label L_7FFFFFFF
  434. L_7FFFFFFF: X86.Pop EDX [Type: I]
  435. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 20 [Type: I]
  436. L_7FFFFFFF: X86.Pop EBP [Type: I]
  437. L_7FFFFFFF: X86.Ret
  438. Block #3 - label L_0000
  439. L_0000: X86.Nop
  440. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  441. L_0004: X86.Mov EBX [Type: I4] <- const 3 [Type: I4]
  442. L_0004: X86.Mul EAX [Type: I4] <- EBX [Type: I4]
  443. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  444. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  445. L_0005: X86.Mov EAX [Type: I4] <- EAX [Type: I4]
  446. L_0005: X86.Cmp EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  447. L_0005: X86.Setcc [equal] [e] EAX [Type: I4]
  448. L_0005: X86.Movzx EAX [Type: U1] <- EAX [Type: U1]
  449. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  450. L_0007: X86.Mov L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  451. L_0008: X86.Jmp L_000A
  452. Block #4 - label L_000A
  453. L_000B: X86.Jmp L_7FFFFFFF
  454. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.MemToMemConversionStage
  455. Block #1 - label L_FFFFFFFF
  456. L_FFFFFFFF: X86.Push EBP [Type: I4]
  457. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  458. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 20 [Type: I4]
  459. L_FFFFFFFF: X86.Push EDI [Type: I4]
  460. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  461. L_FFFFFFFF: X86.Push ECX [Type: I4]
  462. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  463. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 5 [Type: I4]
  464. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  465. L_FFFFFFFF: X86.Rep
  466. L_FFFFFFFF: X86.Stosd
  467. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  468. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  469. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 2 [Type: I4]
  470. L_FFFFFFFF: X86.Push EDX [Type: I4]
  471. L_FFFFFFFF: X86.Jmp L_0000
  472. Block #2 - label L_7FFFFFFF
  473. L_7FFFFFFF: X86.Pop EDX [Type: I]
  474. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 20 [Type: I]
  475. L_7FFFFFFF: X86.Pop EBP [Type: I]
  476. L_7FFFFFFF: X86.Ret
  477. Block #3 - label L_0000
  478. L_0000: X86.Nop
  479. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  480. L_0004: X86.Mov EBX [Type: I4] <- const 3 [Type: I4]
  481. L_0004: X86.Mul EAX [Type: I4] <- EBX [Type: I4]
  482. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  483. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  484. L_0005: X86.Mov EAX [Type: I4] <- EAX [Type: I4]
  485. L_0005: X86.Cmp EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  486. L_0005: X86.Setcc [equal] [e] EAX [Type: I4]
  487. L_0005: X86.Movzx EAX [Type: U1] <- EAX [Type: U1]
  488. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  489. L_0007: X86.Mov EDX [Type: Boolean] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  490. L_0007: X86.Mov L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- EDX [Type: Boolean]
  491. L_0008: X86.Jmp L_000A
  492. Block #4 - label L_000A
  493. L_000B: X86.Jmp L_7FFFFFFF
  494. IR representation of method MulConstantCRight(Char expect,Char a) after stage LoopAwareBlockOrderStage
  495. Block #1 - label L_FFFFFFFF
  496. L_FFFFFFFF: X86.Push EBP [Type: I4]
  497. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  498. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 20 [Type: I4]
  499. L_FFFFFFFF: X86.Push EDI [Type: I4]
  500. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  501. L_FFFFFFFF: X86.Push ECX [Type: I4]
  502. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  503. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 5 [Type: I4]
  504. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  505. L_FFFFFFFF: X86.Rep
  506. L_FFFFFFFF: X86.Stosd
  507. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  508. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  509. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 2 [Type: I4]
  510. L_FFFFFFFF: X86.Push EDX [Type: I4]
  511. L_FFFFFFFF: X86.Jmp L_0000
  512. Block #2 - label L_0000
  513. L_0000: X86.Nop
  514. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  515. L_0004: X86.Mov EBX [Type: I4] <- const 3 [Type: I4]
  516. L_0004: X86.Mul EAX [Type: I4] <- EBX [Type: I4]
  517. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  518. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  519. L_0005: X86.Mov EAX [Type: I4] <- EAX [Type: I4]
  520. L_0005: X86.Cmp EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  521. L_0005: X86.Setcc [equal] [e] EAX [Type: I4]
  522. L_0005: X86.Movzx EAX [Type: U1] <- EAX [Type: U1]
  523. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  524. L_0007: X86.Mov EDX [Type: Boolean] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  525. L_0007: X86.Mov L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- EDX [Type: Boolean]
  526. L_0008: X86.Jmp L_000A
  527. Block #3 - label L_000A
  528. L_000B: X86.Jmp L_7FFFFFFF
  529. Block #4 - label L_7FFFFFFF
  530. L_7FFFFFFF: X86.Pop EDX [Type: I]
  531. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 20 [Type: I]
  532. L_7FFFFFFF: X86.Pop EBP [Type: I]
  533. L_7FFFFFFF: X86.Ret
  534. IR representation of method MulConstantCRight(Char expect,Char a) after stage X86.SimplePeepholeOptimizationStage
  535. Block #1 - label L_FFFFFFFF
  536. L_FFFFFFFF: X86.Push EBP [Type: I4]
  537. L_FFFFFFFF: X86.Mov EBP [Type: I4] <- ESP [Type: I4]
  538. L_FFFFFFFF: X86.Sub ESP [Type: I4] <- const 20 [Type: I4]
  539. L_FFFFFFFF: X86.Push EDI [Type: I4]
  540. L_FFFFFFFF: X86.Mov EDI [Type: I4] <- ESP [Type: I4]
  541. L_FFFFFFFF: X86.Push ECX [Type: I4]
  542. L_FFFFFFFF: X86.Add EDI [Type: I4] <- const 4 [Type: I4]
  543. L_FFFFFFFF: X86.Mov ECX [Type: I4] <- const 5 [Type: I4]
  544. L_FFFFFFFF: X86.Xor EAX [Type: I4] <- EAX [Type: I4]
  545. L_FFFFFFFF: X86.Rep
  546. L_FFFFFFFF: X86.Stosd
  547. L_FFFFFFFF: X86.Pop ECX [Type: I4]
  548. L_FFFFFFFF: X86.Pop EDI [Type: I4]
  549. L_FFFFFFFF: X86.Mov [EBP-4h] [Type: I4] <- const 2 [Type: I4]
  550. L_FFFFFFFF: X86.Push EDX [Type: I4]
  551. Block #2 - label L_0000
  552. L_0000: X86.Nop
  553. L_0004: X86.Movzx EAX [Type: Char] <- a [EBP+Ch] [Type: Char, SSA Version: 0]
  554. L_0004: X86.Mov EBX [Type: I4] <- const 3 [Type: I4]
  555. L_0004: X86.Mul EAX [Type: I4] <- EBX [Type: I4]
  556. L_0004: X86.Mov T_3 [EBP-14h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  557. L_0005: X86.Movzx EAX [Type: Char] <- expect [EBP+8h] [Type: Char, SSA Version: 0]
  558. L_0005: X86.Mov EAX [Type: I4] <- EAX [Type: I4]
  559. L_0005: X86.Cmp EAX [Type: I4] <- T_3 [EBP-14h] [Type: I4, SSA Version: 0]
  560. L_0005: X86.Setcc [equal] [e] EAX [Type: I4]
  561. L_0005: X86.Movzx EAX [Type: U1] <- EAX [Type: U1]
  562. L_0005: X86.Mov T_2 [EBP-10h] [Type: I4, SSA Version: 0] <- EAX [Type: Char]
  563. L_0007: X86.Mov EDX [Type: Boolean] <- T_2 [EBP-10h] [Type: I4, SSA Version: 0]
  564. L_0007: X86.Mov L_0 [EBP-Ch] [Type: Boolean, SSA Version: 0] <- EDX [Type: Boolean]
  565. Block #3 - label L_000A
  566. Block #4 - label L_7FFFFFFF
  567. L_7FFFFFFF: X86.Pop EDX [Type: I]
  568. L_7FFFFFFF: X86.Add ESP [Type: I] <- const 20 [Type: I]
  569. L_7FFFFFFF: X86.Pop EBP [Type: I]
  570. L_7FFFFFFF: X86.Ret
  571. The thread 0xa00 has exited with code 0 (0x0).
  572. The thread 0x1390 has exited with code 0 (0x0).
  573. The program '[5916] mosacl.vshost.exe: Managed' has exited with code 0 (0x0).
Add Comment
Please, Sign In to add comment