Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- diff --git a/artiq/firmware/libboard_artiq/hmc7043_guiexport_6gbps.py b/artiq/firmware/libboard_artiq/hmc7043_guiexport_6gbps.py
- index 77841ea0..b5c51dbf 100644
- --- a/artiq/firmware/libboard_artiq/hmc7043_guiexport_6gbps.py
- +++ b/artiq/firmware/libboard_artiq/hmc7043_guiexport_6gbps.py
- @@ -216,8 +216,8 @@ dut.write(0xD3, 0x40)
- # clkgrp1_div2_cfg12_divrat_msb[3:0] = 0x0
- dut.write(0xD4, 0x0)
- -# clkgrp1_div2_cfg5_fine_delay[4:0] = 0x0
- -dut.write(0xD5, 0x0)
- +# clkgrp1_div2_cfg5_fine_delay[4:0] = 0x1
- +dut.write(0xD5, 0x1)
- # clkgrp1_div2_cfg5_sel_coarse_delay[4:0] = 0x0
- dut.write(0xD6, 0x0)
- @@ -292,8 +292,8 @@ dut.write(0xE7, 0x40)
- # clkgrp2_div2_cfg12_divrat_msb[3:0] = 0x0
- dut.write(0xE8, 0x0)
- -# clkgrp2_div2_cfg5_fine_delay[4:0] = 0x0
- -dut.write(0xE9, 0x0)
- +# clkgrp2_div2_cfg5_fine_delay[4:0] = 0x3
- +dut.write(0xE9, 0x3)
- # clkgrp2_div2_cfg5_sel_coarse_delay[4:0] = 0x0
- dut.write(0xEA, 0x0)
- @@ -693,4 +693,5 @@ dut.write(0x151, 0x0)
- # clkgrp7_div2_cfg5_drvr_mode[4:3] = 0x1
- # clkgrp7_div2_cfg_outbuf_dyn[5:5] = 0x0
- # clkgrp7_div2_cfg2_mutesel[7:6] = 0x0
- -dut.write(0x152, 0xB)
- \ No newline at end of file
- +dut.write(0x152, 0xB)
- +
Add Comment
Please, Sign In to add comment