Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- http://openocd.org/doc/doxygen/bugs.html
- Warn : Adapter driver 'buspirate' did not declare which transports it allows; assuming legacy JTAG-only
- Info : only one transport option; autoselect 'jtag'
- srst_only srst_pulls_trst srst_gates_jtag srst_open_drain connect_deassert_srst
- Info : Buspirate Interface ready!
- Info : This adapter doesn't support configurable speed
- Info : JTAG tap: at91sam7s256.cpu tap/device found: 0x3f0f0f0f (mfg: 0x787 (<unknown>), part: 0xf0f0, ver: 0x3)
- Info : Embedded ICE version 1
- Info : at91sam7s256.cpu: hardware has 2 breakpoint/watchpoint units
- Info : JTAG tap: at91sam7s256.cpu tap/device found: 0x3f0f0f0f (mfg: 0x787 (<unknown>), part: 0xf0f0, ver: 0x3)
- Warn : srst pulls trst - can not reset into halted mode. Issuing halt after reset.
- target halted in ARM state due to debug-request, current mode: Supervisor
- cpsr: 0xf00000d3 pc: 0x000bc5cc
- requesting target halt and executing a soft reset
- target halted in ARM state due to debug-request, current mode: Supervisor
- cpsr: 0xf00000d3 pc: 0x00000000
- Warn : NOTE! DCC downloads have not been enabled, defaulting to slow memory writes. Type 'help dcc'.
- Warn : NOTE! Severe performance degradation without fast memory access enabled. Type 'help fast'.
- ** Programming Started **
- auto erase enabled
- Warn : no flash bank found for address 0
- wrote 0 bytes from file AT91SAM7s256.bin in 0.225058s (0.000 KiB/s)
- ** Programming Finished **
- ** Verify Started **
- Error: checksum mismatch - attempting binary compare
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement