Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- #!/bin/csh
- set config_dir = /proj/ABC/users/nhannguyen/work/verif/qc/input
- set testbench_dir = /proj/ABC/users/nhannguyen/work/verif/qc/testbench/TT_p025c
- bsub $testbench_dir/cell/delay_0_0.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_0_1.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_0_2.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_0_3.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_1_0.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_1_1.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_1_2.sp.py -c $config_dir/sim.config.py -m 1
- bsub $testbench_dir/cell/delay_1_3.sp.py -c $config_dir/sim.config.py -m 1
- ...............
- #!/bin/csh
- set config_dir = /proj/ABC/users/nhannguyen/work/verif/qc/input
- set testbench_dir = /proj/ABC/users/nhannguyen/work/verif/qc/testbench/TT_p025c
Add Comment
Please, Sign In to add comment