Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- `timescale 1ns / 1ps
- module MUX_A(
- input MA,
- input [31:0] PC_1, A_DATA,
- output [31:0] Bus_A
- );
- assign Bus_A = (!MA)? A_DATA : PC_1;
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement