module adder4_test;
    reg [3:0] a;
    reg [3:0] b;
    reg c_in;
    reg a0, a1, a2, a3;
    reg b0, b1, b2, b3;

    wire s0, s1, s2, s3;
    wire c_out;