new_9x11

module LCD_CTRL(clk, reset, datain, cmd, cmd_valid, dataout, output_valid, busy);

input clk;
input reset;
input [7:0] datain;
input [2:0] cmd;
input cmd_valid;

output reg [7:0] dataout;
output reg output_valid;
output reg busy;

endmodule
-----------------------------------------------------------------------------------------
module Decoder(cmd_in,cmdv_in,,reset,clk,ld_en,cmd_out);

input [2:0]cmd_in;
input cmdv_in,clk,reset;

output reg ld_en;
output reg [2:0]cmd_out;

always@(posedge clk or posedge reset)
begin
if(reset)
begin
    ld_en <= 0;
    cmd_out <= 0;
end

else if(cmdv_in)
begin
    cmd_out <= cmd_in;
    if(cmd_in == 3'b000)
        ld_en <= 1;
end

end



endmodule
-----------------------------------------------------------------------------------------
module LoadData(data_in,en,reset,clk,data_out);

input [7:0]data_in;
input en,reset,clk;

output reg [7:0]data_out;

integer i;

always@(posedge clk or posedge reset)
begin
    if(reset)
    begin
        data_out <= 0;
    end

    else if(en)
    begin
        data_out <= data_in;
    end
end

endmodule
-----------------------------------------------------------------------------------------
module ImBuff(data_in,clk,reset,data_out);

input [7:0]data_in;
input clk,reset;

output reg [7:0]data_out;

reg [7:0]temp[107:0];

integer i;

always@(posedge clk or posedge reset)
begin
if(reset)
    begin
        i <= 0;
    end

else
    begin
        if( i == 108 )
        begin
            i <= 0;
        end

        else
        begin
            i <= i+1;
        end
    end
end

always@(posedge clk or posedge reset)
begin

    if(reset)
    begin
        temp[i] <= 0;
    end

    else
    begin
        temp[i] <= data_in;
        data_out <= temp[i];
    end

end

endmodule
-----------------------------------------------------------------------------------------