Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- COMPONENT REGISTER_ID_EX
- GENERIC (
- N : INTEGER := 16;
- ADDRESSSIZE : INTEGER := 3
- );
- PORT (
- CLOCK, ISEOR, WASJUMPOUT, ISJUMP, ISJR, ISBRANCH, ISR, ISMFPC, ISLW, ISSW, ISREADDIGIT, ISPRINTDIGIT : IN STD_LOGIC;
- ALUFUNC : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
- R1REG , R2REG , IMMEDIATE16 : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
- R2AD, R1AD : IN STD_LOGIC_VECTOR(ADDRESSSIZE-1 DOWNTO 0);
- JUMPSHORTADDR : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
- ---------------------------------------------------------------------
- ISEOR_IDEX, WASJUMPOUT_IDEX, ISJUMP_IDEX, ISJR_IDEX , ISBRANCH_IDEX, ISR_IDEX, ISMFPC_IDEX, ISLW_IDEX, ISSW_IDEX, ISREADDIGIT_IDEX, ISPRINTDIGIT_IDEX : OUT STD_LOGIC;
- ALUFUNC_IDEX : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
- R1REG_IDEX , R2REG_IDEX , IMMEDIATE16_IDEX : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
- R2AD_IDEX , R1AD_IDEX : OUT STD_LOGIC_VECTOR(ADDRESSSIZE-1 DOWNTO 0);
- JUMPSHORTADDR_IDEX : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
- );
- END COMPONENT;
- LIBRARY IEEE;
- USE IEEE.STD_LOGIC_1164.ALL;
- USE IEEE.NUMERIC_STD.ALL;
- ENTITY REGISTER_ID_EX IS
- GENERIC (
- N : INTEGER := 16;
- ADDRESSSIZE : INTEGER := 3
- );
- PORT (
- CLOCK, ISEOR, WASJUMPOUT, ISJUMP, ISJR, ISBRANCH, ISR, ISMFPC, ISLW, ISSW, ISREADDIGIT, ISPRINTDIGIT : IN STD_LOGIC;
- ALUFUNC : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
- R1REG , R2REG , IMMEDIATE16 : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
- R2AD, R1AD : IN STD_LOGIC_VECTOR(ADDRESSSIZE-1 DOWNTO 0);
- JUMPSHORTADDR : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
- ---------------------------------------------------------------------
- ISEOR_IDEX, WASJUMPOUT_IDEX, ISJUMP_IDEX, ISJR_IDEX , ISBRANCH_IDEX, ISR_IDEX, ISMFPC_IDEX, ISLW_IDEX, ISSW_IDEX, ISREADDIGIT_IDEX, ISPRINTDIGIT_IDEX : OUT STD_LOGIC;
- ALUFUNC_IDEX : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
- R1REG_IDEX , R2REG_IDEX , IMMEDIATE16_IDEX : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
- R2AD_IDEX , R1AD_IDEX : OUT STD_LOGIC_VECTOR(ADDRESSSIZE-1 DOWNTO 0);
- JUMPSHORTADDR_IDEX : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
- );
- END REGISTER_ID_EX;
- ARCHITECTURE BEHAVIOR OF REGISTER_ID_EX IS
- BEGIN
- PC: PROCESS(CLOCK)
- BEGIN
- IF CLOCK='1' THEN
- ISEOR_IDEX <= ISEOR;
- WASJUMPOUT_IDEX <= WASJUMPOUT;
- ISJUMP_IDEX <= ISJUMP;
- ISJR_IDEX <= ISJR;
- ISBRANCH_IDEX <= ISBRANCH;
- ISR_IDEX <= ISR;
- ISMFPC_IDEX <= ISMFPC;
- ALUFUNC_IDEX <= ALUFUNC;
- R1REG_IDEX <= R1REG;
- R2REG_IDEX <= R2REG;
- IMMEDIATE16_IDEX <= IMMEDIATE16;
- R2AD_IDEX <= R2AD;
- R1AD_IDEX <= R1AD;
- JUMPSHORTADDR_IDEX <= JUMPSHORTADDR;
- END IF;
- END PROCESS PC;
- END ARCHITECTURE BEHAVIOR;
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement