Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- [root@supermicro]~# uname -a
- FreeBSD supermicro 11.0-CURRENT FreeBSD 11.0-CURRENT #0 r263182M: Fri Mar 14 20:32:23 CET 2014 [email protected]:/usr/obj/BSDRPcur.amd64/usr/local/BSDRP/BSDRPcur/FreeBSD/src/sys/amd64 amd64
- [root@supermicro]~# grep CPU: /var/run/dmesg.boot
- CPU: Intel(R) Atom(TM) CPU C2758 @ 2.41GHz (2416.81-MHz K8-class CPU)
- [root@supermicro]~# kldload hwpmc
- hwpmc: SOFT/16/64/0x67<INT,USR,SYS,REA,WRI> TSC/1/64/0x20<REA> IAP/2/40/0x3ff<INT,USR,SYS,EDG,THR,REA,WRI,INV,QUA,PRC> IAF/3/40/0x67<INT,USR,SYS,REA,WRI>
- [root@supermicro]~# pmccontrol -L
- SOFT
- CLOCK.STAT
- LOCK.FAILED
- PAGE_FAULT.ALL
- PAGE_FAULT.READ
- PAGE_FAULT.WRITE
- CLOCK.PROF
- CLOCK.HARD
- TSC
- TSC
- IAP
- branch-instruction-retired
- branch-misses-retired
- instruction-retired
- llc-misses
- llc-reference
- unhalted-reference-cycles
- unhalted-core-cycles
- BACLEARS
- BOGUS_BR
- BR_BAC_MISSP_EXEC
- BR_CALL_EXEC
- BR_CALL_MISSP_EXEC
- BR_CND_EXEC
- BR_CND_MISSP_EXEC
- BR_IND_CALL_EXEC
- BR_IND_EXEC
- BR_IND_MISSP_EXEC
- BR_INST_DECODED
- BR_INST_EXEC
- BR_INST_RETIRED.ANY
- BR_INST_RETIRED.ANY1
- BR_INST_RETIRED.MISPRED
- BR_INST_RETIRED.MISPRED_NOT_TAKEN
- BR_INST_RETIRED.MISPRED_TAKEN
- BR_INST_RETIRED.PRED_NOT_TAKEN
- BR_INST_RETIRED.PRED_TAKEN
- BR_INST_RETIRED.TAKEN
- BR_MISSP_EXEC
- BR_RET_BAC_MISSP_EXEC
- BR_RET_EXEC
- BR_RET_MISSP_EXEC
- BR_TKN_BUBBLE_1
- BR_TKN_BUBBLE_2
- BUSQ_EMPTY
- BUS_BNR_DRV
- BUS_DATA_RCV
- BUS_DRDY_CLOCKS
- BUS_HITM_DRV
- BUS_HIT_DRV
- BUS_IO_WAIT
- BUS_LOCK_CLOCKS
- BUS_REQUEST_OUTSTANDING
- BUS_TRANS_ANY
- BUS_TRANS_BRD
- BUS_TRANS_BURST
- BUS_TRANS_DEF
- BUS_TRANS_IFETCH
- BUS_TRANS_INVAL
- BUS_TRANS_IO
- BUS_TRANS_MEM
- BUS_TRANS_P
- BUS_TRANS_PWR
- BUS_TRANS_RFO
- BUS_TRANS_WB
- CMP_SNOOP
- CPU_CLK_UNHALTED.BUS
- CPU_CLK_UNHALTED.CORE_P
- CPU_CLK_UNHALTED.NO_OTHER
- CYCLES_DIV_BUSY
- CYCLES_INT_MASKED.CYCLES_INT_MASKED
- CYCLES_INT_MASKED.CYCLES_INT_PENDING_AND_MASKED
- CYCLES_L1I_MEM_STALLED
- DATA_TLB_MISSES.DTLB_MISS
- DATA_TLB_MISSES.DTLB_MISS_LD
- DATA_TLB_MISSES.DTLB_MISS_ST
- DATA_TLB_MISSES.UTLB_MISS_LD
- DELAYED_BYPASS.FP
- DELAYED_BYPASS.LOAD
- DELAYED_BYPASS.SIMD
- DIV
- DIV.AR
- DIV.S
- DTLB_MISSES.ANY
- DTLB_MISSES.L0_MISS_LD
- DTLB_MISSES.MISS_LD
- DTLB_MISSES.MISS_ST
- EIST_TRANS
- ESP.ADDITIONS
- ESP.SYNCH
- EXT_SNOOP
- FP_ASSIST
- FP_ASSIST.AR
- FP_COMP_OPS_EXE
- FP_MMX_TRANS_TO_FP
- FP_MMX_TRANS_TO_MMX
- HW_INT_RCV
- ICACHE.ACCESSES
- ICACHE.MISSES
- IDLE_DURING_DIV
- ILD_STALL
- INST_QUEUE.FULL
- INST_RETIRED.ANY_P
- INST_RETIRED.LOADS
- INST_RETIRED.OTHER
- INST_RETIRED.STORES
- ITLB.FLUSH
- ITLB.LARGE_MISS
- ITLB.MISSES
- ITLB.SMALL_MISS
- ITLB_MISS_RETIRED
- L1D_ALL_CACHE_REF
- L1D_ALL_REF
- L1D_CACHE.LD
- L1D_CACHE.ST
- L1D_CACHE_LOCK
- L1D_CACHE_LOCK_DURATION
- L1D_M_EVICT
- L1D_M_REPL
- L1D_PREFETCH.REQUESTS
- L1D_REPL
- L1D_SPLIT.LOADS
- L1D_SPLIT.STORES
- L1I_MISSES
- L1I_READS
- L2_ADS
- L2_DBUS_BUSY_RD
- L2_IFETCH
- L2_LD
- L2_LINES_IN
- L2_LINES_OUT
- L2_LOCK
- L2_M_LINES_IN
- L2_M_LINES_OUT
- L2_NO_REQ
- L2_REJECT_BUSQ
- L2_RQSTS
- L2_RQSTS.SELF.DEMAND.I_STATE
- L2_RQSTS.SELF.DEMAND.MESI
- L2_ST
- LOAD_BLOCK.L1D
- LOAD_BLOCK.OVERLAP_STORE
- LOAD_BLOCK.STA
- LOAD_BLOCK.STD
- LOAD_BLOCK.UNTIL_RETIRE
- LOAD_HIT_PRE
- MACHINE_CLEARS.SMC
- MACHINE_NUKES.MEM_ORDER
- MACRO_INSTS.ALL_DECODED
- MACRO_INSTS.CISC_DECODED
- MEMORY_DISAMBIGUATION.RESET
- MEMORY_DISAMBIGUATION.SUCCESS
- MEM_LOAD_RETIRED.DTLB_MISS
- MEM_LOAD_RETIRED.L2_HIT
- MEM_LOAD_RETIRED.L2_LINE_MISS
- MEM_LOAD_RETIRED.L2_MISS
- MUL
- MUL.AR
- MUL.S
- PAGE_WALKS.CYCLES
- PAGE_WALKS.WALKS
- PREFETCH.PREFETCHNTA
- PREFETCH.PREFETCHT0
- PREFETCH.SW_L2
- PREF_RQSTS_DN
- PREF_RQSTS_UP
- RAT_STALLS.ANY
- RAT_STALLS.FLAGS
- RAT_STALLS.FPSW
- RAT_STALLS.PARTIAL_CYCLES
- RAT_STALLS.ROB_READ_PORT
- RESOURCE_STALLS.ANY
- RESOURCE_STALLS.BR_MISS_CLEAR
- RESOURCE_STALLS.FPCW
- RESOURCE_STALLS.LD_ST
- RESOURCE_STALLS.ROB_FULL
- RESOURCE_STALLS.RS_FULL
- RS_UOPS_DISPATCHED
- RS_UOPS_DISPATCHED.PORT0
- RS_UOPS_DISPATCHED.PORT1
- RS_UOPS_DISPATCHED.PORT2
- RS_UOPS_DISPATCHED.PORT3
- RS_UOPS_DISPATCHED.PORT4
- RS_UOPS_DISPATCHED.PORT5
- SB_DRAIN_CYCLES
- SEGMENT_REG_LOADS.ANY
- SEG_REG_RENAMES.ANY
- SEG_REG_RENAMES.DS
- SEG_REG_RENAMES.ES
- SEG_REG_RENAMES.FS
- SEG_REG_RENAMES.GS
- SEG_RENAME_STALLS.ANY
- SEG_RENAME_STALLS.DS
- SEG_RENAME_STALLS.ES
- SEG_RENAME_STALLS.FS
- SEG_RENAME_STALLS.GS
- SIMD_ASSIST
- SIMD_COMP_INST_RETIRED.PACKED_DOUBLE
- SIMD_COMP_INST_RETIRED.PACKED_SINGLE
- SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE
- SIMD_COMP_INST_RETIRED.SCALAR_SINGLE
- SIMD_INSTR_RETIRED
- SIMD_INST_RETIRED.ANY
- SIMD_INST_RETIRED.PACKED_DOUBLE
- SIMD_INST_RETIRED.PACKED_SINGLE
- SIMD_INST_RETIRED.SCALAR_DOUBLE
- SIMD_INST_RETIRED.SCALAR_SINGLE
- SIMD_INST_RETIRED.VECTOR
- SIMD_SAT_INSTR_RETIRED
- SIMD_SAT_UOP_EXEC.AR
- SIMD_SAT_UOP_EXEC.S
- SIMD_UOPS_EXEC.AR
- SIMD_UOPS_EXEC.S
- SIMD_UOP_TYPE_EXEC.ARITHMETIC.AR
- SIMD_UOP_TYPE_EXEC.ARITHMETIC.S
- SIMD_UOP_TYPE_EXEC.LOGICAL.AR
- SIMD_UOP_TYPE_EXEC.LOGICAL.S
- SIMD_UOP_TYPE_EXEC.MUL.AR
- SIMD_UOP_TYPE_EXEC.MUL.S
- SIMD_UOP_TYPE_EXEC.PACK.AR
- SIMD_UOP_TYPE_EXEC.PACK.S
- SIMD_UOP_TYPE_EXEC.SHIFT.AR
- SIMD_UOP_TYPE_EXEC.SHIFT.S
- SIMD_UOP_TYPE_EXEC.UNPACK.AR
- SIMD_UOP_TYPE_EXEC.UNPACK.S
- SNOOP_STALL_DRV
- SSE_PRE_EXEC.L2
- SSE_PRE_EXEC.STORES
- SSE_PRE_MISS.L1
- SSE_PRE_MISS.L2
- SSE_PRE_MISS.NTA
- STORE_BLOCK.ORDER
- STORE_BLOCK.SNOOP
- STORE_FORWARDS.GOOD
- THERMAL_TRIP
- UOPS_RETIRED.ANY
- UOPS_RETIRED.FUSED
- UOPS_RETIRED.LD_IND_BR
- UOPS_RETIRED.MACRO_FUSION
- UOPS_RETIRED.NON_FUSED
- UOPS_RETIRED.STD_STA
- X87_COMP_OPS_EXE.ANY.AR
- X87_COMP_OPS_EXE.ANY.S
- X87_OPS_RETIRED.ANY
- X87_OPS_RETIRED.FXCH
- IAF
- INSTR_RETIRED_ANY
- CPU_CLK_UNHALTED_CORE
- CPU_CLK_UNHALTED_REF
Advertisement
Add Comment
Please, Sign In to add comment