library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity and2 is
 port (
 A : in std_logic;
 B : in std_logic;
 C : out std_logic
  );
end and2;

architecture andd of and2 is
begin

  C <= A and B;

end andd;