API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Jul 25th, 2018
299
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 39.04 KB | None | 0 0
raw download clone embed print report
  1. /dts-v1/;
  2.  
  3. / {
  4. interrupt-parent = <0x1>;
  5. #address-cells = <0x1>;
  6. #size-cells = <0x1>;
  7. model = "Xunlong Orange Pi Lite";
  8. compatible = "xunlong,orangepi-lite", "allwinner,sun8i-h3";
  9.  
  10. sound {
  11. compatible = "simple-audio-card";
  12. simple-audio-card,format = "i2s";
  13. simple-audio-card,name = "allwinner,hdmi";
  14. simple-audio-card,mclk-fs = <0x100>;
  15. status = "okay";
  16. linux,phandle = <0x37>;
  17. phandle = <0x37>;
  18.  
  19. simple-audio-card,codec {
  20. sound-dai = <0x2>;
  21. };
  22.  
  23. simple-audio-card,cpu {
  24. sound-dai = <0x3>;
  25. };
  26. };
  27.  
  28. clocks {
  29. #address-cells = <0x1>;
  30. #size-cells = <0x1>;
  31. ranges;
  32.  
  33. osc24M_clk {
  34. #clock-cells = <0x0>;
  35. compatible = "fixed-clock";
  36. clock-frequency = <0x16e3600>;
  37. clock-output-names = "osc24M";
  38. linux,phandle = <0x19>;
  39. phandle = <0x19>;
  40. };
  41.  
  42. osc32k_clk {
  43. #clock-cells = <0x0>;
  44. compatible = "fixed-clock";
  45. clock-frequency = <0x8000>;
  46. clock-output-names = "osc32k";
  47. linux,phandle = <0x1a>;
  48. phandle = <0x1a>;
  49. };
  50.  
  51. internal-osc-clk {
  52. #clock-cells = <0x0>;
  53. compatible = "fixed-clock";
  54. clock-frequency = <0xf42400>;
  55. clock-accuracy = <0x11e1a300>;
  56. clock-output-names = "iosc";
  57. linux,phandle = <0x25>;
  58. phandle = <0x25>;
  59. };
  60. };
  61.  
  62. display-engine {
  63. compatible = "allwinner,sun8i-h3-display-engine";
  64. allwinner,pipelines = <0x4 0x5>;
  65. status = "okay";
  66. linux,phandle = <0x38>;
  67. phandle = <0x38>;
  68. };
  69.  
  70. soc {
  71. compatible = "simple-bus";
  72. #address-cells = <0x1>;
  73. #size-cells = <0x1>;
  74. ranges;
  75.  
  76. clock@1000000 {
  77. reg = <0x1000000 0x100000>;
  78. clocks = <0x6 0x30 0x6 0x65>;
  79. clock-names = "bus", "mod";
  80. resets = <0x6 0x22>;
  81. #clock-cells = <0x1>;
  82. #reset-cells = <0x1>;
  83. assigned-clocks = <0x6 0x65>;
  84. assigned-clock-parents = <0x6 0xd>;
  85. assigned-clock-rates = <0x19bfcc00>;
  86. compatible = "allwinner,sun8i-a83t-de2-clk";
  87. linux,phandle = <0x9>;
  88. phandle = <0x9>;
  89. };
  90.  
  91. hdmi@1ee0000 {
  92. #sound-dai-cells = <0x0>;
  93. compatible = "allwinner,sun8i-h3-dw-hdmi";
  94. reg = <0x1ee0000 0x10000 0x1ef0000 0x10000>;
  95. reg-io-width = <0x1>;
  96. interrupts = <0x0 0x58 0x4>;
  97. clocks = <0x6 0x2f 0x6 0x6f 0x6 0x70>;
  98. clock-names = "iahb", "isfr", "ddc";
  99. resets = <0x6 0x20 0x6 0x21>;
  100. reset-names = "hdmi", "ddc";
  101. status = "okay";
  102. linux,phandle = <0x2>;
  103. phandle = <0x2>;
  104.  
  105. ports {
  106. #address-cells = <0x1>;
  107. #size-cells = <0x0>;
  108.  
  109. port@0 {
  110. #address-cells = <0x1>;
  111. #size-cells = <0x0>;
  112. reg = <0x0>;
  113. linux,phandle = <0x39>;
  114. phandle = <0x39>;
  115.  
  116. endpoint@0 {
  117. reg = <0x0>;
  118. remote-endpoint = <0x7>;
  119. linux,phandle = <0x10>;
  120. phandle = <0x10>;
  121. };
  122. };
  123.  
  124. port@1 {
  125. #address-cells = <0x1>;
  126. #size-cells = <0x0>;
  127. reg = <0x1>;
  128. linux,phandle = <0x3a>;
  129. phandle = <0x3a>;
  130.  
  131. endpoint {
  132. remote-endpoint = <0x8>;
  133. linux,phandle = <0x32>;
  134. phandle = <0x32>;
  135. };
  136. };
  137. };
  138. };
  139.  
  140. mixer@1100000 {
  141. compatible = "allwinner,sun8i-h3-de2-mixer0";
  142. reg = <0x1100000 0x100000>;
  143. clocks = <0x9 0x0 0x9 0x6>;
  144. clock-names = "bus", "mod";
  145. resets = <0x9 0x0>;
  146. status = "okay";
  147. linux,phandle = <0x4>;
  148. phandle = <0x4>;
  149.  
  150. ports {
  151. #address-cells = <0x1>;
  152. #size-cells = <0x0>;
  153.  
  154. port@1 {
  155. #address-cells = <0x1>;
  156. #size-cells = <0x0>;
  157. reg = <0x1>;
  158. linux,phandle = <0x3b>;
  159. phandle = <0x3b>;
  160.  
  161. endpoint@0 {
  162. reg = <0x0>;
  163. remote-endpoint = <0xa>;
  164. linux,phandle = <0xe>;
  165. phandle = <0xe>;
  166. };
  167.  
  168. endpoint@1 {
  169. reg = <0x1>;
  170. remote-endpoint = <0xb>;
  171. linux,phandle = <0x11>;
  172. phandle = <0x11>;
  173. };
  174. };
  175. };
  176. };
  177.  
  178. mixer@1200000 {
  179. compatible = "allwinner,sun8i-h3-de2-mixer1";
  180. reg = <0x1200000 0x100000>;
  181. clocks = <0x9 0x1 0x9 0x7>;
  182. clock-names = "bus", "mod";
  183. status = "disabled";
  184. resets = <0x9 0x2>;
  185. linux,phandle = <0x5>;
  186. phandle = <0x5>;
  187.  
  188. ports {
  189. #address-cells = <0x1>;
  190. #size-cells = <0x0>;
  191.  
  192. port@1 {
  193. #address-cells = <0x1>;
  194. #size-cells = <0x0>;
  195. reg = <0x1>;
  196. linux,phandle = <0x3c>;
  197. phandle = <0x3c>;
  198.  
  199. endpoint@0 {
  200. reg = <0x0>;
  201. remote-endpoint = <0xc>;
  202. linux,phandle = <0xf>;
  203. phandle = <0xf>;
  204. };
  205.  
  206. endpoint@1 {
  207. reg = <0x1>;
  208. remote-endpoint = <0xd>;
  209. linux,phandle = <0x12>;
  210. phandle = <0x12>;
  211. };
  212. };
  213. };
  214. };
  215.  
  216. syscon@1c00000 {
  217. compatible = "allwinner,sun8i-h3-system-controller", "syscon";
  218. reg = <0x1c00000 0x1000>;
  219. linux,phandle = <0x1b>;
  220. phandle = <0x1b>;
  221. };
  222.  
  223. dma-controller@01c02000 {
  224. compatible = "allwinner,sun8i-h3-dma";
  225. reg = <0x1c02000 0x1000>;
  226. interrupts = <0x0 0x32 0x4>;
  227. clocks = <0x6 0x15>;
  228. resets = <0x6 0x6>;
  229. #dma-cells = <0x1>;
  230. linux,phandle = <0x1d>;
  231. phandle = <0x1d>;
  232. };
  233.  
  234. lcd-controller@1c0c000 {
  235. compatible = "allwinner,sun8i-h3-tcon";
  236. reg = <0x1c0c000 0x1000>;
  237. interrupts = <0x0 0x56 0x4>;
  238. clocks = <0x6 0x2a 0x6 0x66>;
  239. clock-names = "ahb", "tcon-ch1";
  240. resets = <0x6 0x1b>;
  241. reset-names = "lcd";
  242. status = "okay";
  243. linux,phandle = <0x3d>;
  244. phandle = <0x3d>;
  245.  
  246. ports {
  247. #address-cells = <0x1>;
  248. #size-cells = <0x0>;
  249.  
  250. port@0 {
  251. #address-cells = <0x1>;
  252. #size-cells = <0x0>;
  253. reg = <0x0>;
  254. linux,phandle = <0x3e>;
  255. phandle = <0x3e>;
  256.  
  257. endpoint@0 {
  258. reg = <0x0>;
  259. remote-endpoint = <0xe>;
  260. linux,phandle = <0xa>;
  261. phandle = <0xa>;
  262. };
  263.  
  264. endpoint@1 {
  265. reg = <0x1>;
  266. remote-endpoint = <0xf>;
  267. linux,phandle = <0xc>;
  268. phandle = <0xc>;
  269. };
  270. };
  271.  
  272. port@1 {
  273. #address-cells = <0x1>;
  274. #size-cells = <0x0>;
  275. reg = <0x1>;
  276. linux,phandle = <0x3f>;
  277. phandle = <0x3f>;
  278.  
  279. endpoint@1 {
  280. reg = <0x1>;
  281. remote-endpoint = <0x10>;
  282. linux,phandle = <0x7>;
  283. phandle = <0x7>;
  284. };
  285. };
  286. };
  287. };
  288.  
  289. lcd-controller@1c0d000 {
  290. compatible = "allwinner,sun8i-h3-tcon";
  291. reg = <0x1c0d000 0x1000>;
  292. interrupts = <0x0 0x57 0x4>;
  293. clocks = <0x6 0x2b 0x6 0x67>;
  294. clock-names = "ahb", "tcon-ch1";
  295. resets = <0x6 0x1c>;
  296. reset-names = "lcd";
  297. status = "disabled";
  298. linux,phandle = <0x40>;
  299. phandle = <0x40>;
  300.  
  301. ports {
  302. #address-cells = <0x1>;
  303. #size-cells = <0x0>;
  304.  
  305. port@0 {
  306. #address-cells = <0x1>;
  307. #size-cells = <0x0>;
  308. reg = <0x0>;
  309. linux,phandle = <0x41>;
  310. phandle = <0x41>;
  311.  
  312. endpoint@0 {
  313. reg = <0x0>;
  314. remote-endpoint = <0x11>;
  315. linux,phandle = <0xb>;
  316. phandle = <0xb>;
  317. };
  318.  
  319. endpoint@1 {
  320. reg = <0x1>;
  321. remote-endpoint = <0x12>;
  322. linux,phandle = <0xd>;
  323. phandle = <0xd>;
  324. };
  325. };
  326.  
  327. port@1 {
  328. #address-cells = <0x1>;
  329. #size-cells = <0x0>;
  330. reg = <0x1>;
  331. linux,phandle = <0x42>;
  332. phandle = <0x42>;
  333. };
  334. };
  335. };
  336.  
  337. mmc@01c0f000 {
  338. reg = <0x1c0f000 0x1000>;
  339. resets = <0x6 0x7>;
  340. reset-names = "ahb";
  341. interrupts = <0x0 0x3c 0x4>;
  342. status = "okay";
  343. #address-cells = <0x1>;
  344. #size-cells = <0x0>;
  345. compatible = "allwinner,sun7i-a20-mmc";
  346. clocks = <0x6 0x16 0x6 0x47 0x6 0x49 0x6 0x48>;
  347. clock-names = "ahb", "mmc", "output", "sample";
  348. pinctrl-names = "default";
  349. pinctrl-0 = <0x13 0x14>;
  350. vmmc-supply = <0x15>;
  351. bus-width = <0x4>;
  352. cd-gpios = <0x16 0x5 0x6 0x0>;
  353. cd-inverted;
  354. linux,phandle = <0x43>;
  355. phandle = <0x43>;
  356. };
  357.  
  358. mmc@01c10000 {
  359. reg = <0x1c10000 0x1000>;
  360. resets = <0x6 0x8>;
  361. reset-names = "ahb";
  362. interrupts = <0x0 0x3d 0x4>;
  363. status = "okay";
  364. #address-cells = <0x1>;
  365. #size-cells = <0x0>;
  366. compatible = "allwinner,sun7i-a20-mmc";
  367. clocks = <0x6 0x17 0x6 0x4a 0x6 0x4c 0x6 0x4b>;
  368. clock-names = "ahb", "mmc", "output", "sample";
  369. pinctrl-names = "default";
  370. pinctrl-0 = <0x17>;
  371. vmmc-supply = <0x15>;
  372. bus-width = <0x4>;
  373. non-removable;
  374. linux,phandle = <0x44>;
  375. phandle = <0x44>;
  376.  
  377. sdio_wifi@1 {
  378. reg = <0x1>;
  379. linux,phandle = <0x45>;
  380. phandle = <0x45>;
  381. };
  382. };
  383.  
  384. mmc@01c11000 {
  385. reg = <0x1c11000 0x1000>;
  386. resets = <0x6 0x9>;
  387. reset-names = "ahb";
  388. interrupts = <0x0 0x3e 0x4>;
  389. status = "disabled";
  390. #address-cells = <0x1>;
  391. #size-cells = <0x0>;
  392. compatible = "allwinner,sun7i-a20-mmc";
  393. clocks = <0x6 0x18 0x6 0x4d 0x6 0x4f 0x6 0x4e>;
  394. clock-names = "ahb", "mmc", "output", "sample";
  395. linux,phandle = <0x46>;
  396. phandle = <0x46>;
  397. };
  398.  
  399. usb@01c19000 {
  400. compatible = "allwinner,sun8i-h3-musb";
  401. reg = <0x1c19000 0x400>;
  402. clocks = <0x6 0x20>;
  403. resets = <0x6 0x11>;
  404. interrupts = <0x0 0x47 0x4>;
  405. interrupt-names = "mc";
  406. phys = <0x18 0x0>;
  407. phy-names = "usb";
  408. extcon = <0x18 0x0>;
  409. status = "disabled";
  410. linux,phandle = <0x47>;
  411. phandle = <0x47>;
  412. };
  413.  
  414. phy@01c19400 {
  415. compatible = "allwinner,sun8i-h3-usb-phy";
  416. reg = <0x1c19400 0x2c 0x1c1a800 0x4 0x1c1b800 0x4 0x1c1c800 0x4 0x1c1d800 0x4>;
  417. reg-names = "phy_ctrl", "pmu0", "pmu1", "pmu2", "pmu3";
  418. clocks = <0x6 0x58 0x6 0x59 0x6 0x5a 0x6 0x5b>;
  419. clock-names = "usb0_phy", "usb1_phy", "usb2_phy", "usb3_phy";
  420. resets = <0x6 0x0 0x6 0x1 0x6 0x2 0x6 0x3>;
  421. reset-names = "usb0_reset", "usb1_reset", "usb2_reset", "usb3_reset";
  422. status = "okay";
  423. #phy-cells = <0x1>;
  424. linux,phandle = <0x18>;
  425. phandle = <0x18>;
  426. };
  427.  
  428. usb@01c1a000 {
  429. compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
  430. reg = <0x1c1a000 0x100>;
  431. interrupts = <0x0 0x48 0x4>;
  432. clocks = <0x6 0x21 0x6 0x25>;
  433. resets = <0x6 0x12 0x6 0x16>;
  434. status = "disabled";
  435. linux,phandle = <0x48>;
  436. phandle = <0x48>;
  437. };
  438.  
  439. usb@01c1a400 {
  440. compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
  441. reg = <0x1c1a400 0x100>;
  442. interrupts = <0x0 0x49 0x4>;
  443. clocks = <0x6 0x21 0x6 0x25 0x6 0x5c>;
  444. resets = <0x6 0x12 0x6 0x16>;
  445. status = "disabled";
  446. linux,phandle = <0x49>;
  447. phandle = <0x49>;
  448. };
  449.  
  450. usb@01c1b000 {
  451. compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
  452. reg = <0x1c1b000 0x100>;
  453. interrupts = <0x0 0x4a 0x4>;
  454. clocks = <0x6 0x22 0x6 0x26>;
  455. resets = <0x6 0x13 0x6 0x17>;
  456. phys = <0x18 0x1>;
  457. phy-names = "usb";
  458. status = "okay";
  459. linux,phandle = <0x4a>;
  460. phandle = <0x4a>;
  461. };
  462.  
  463. usb@01c1b400 {
  464. compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
  465. reg = <0x1c1b400 0x100>;
  466. interrupts = <0x0 0x4b 0x4>;
  467. clocks = <0x6 0x22 0x6 0x26 0x6 0x5d>;
  468. resets = <0x6 0x13 0x6 0x17>;
  469. phys = <0x18 0x1>;
  470. phy-names = "usb";
  471. status = "okay";
  472. linux,phandle = <0x4b>;
  473. phandle = <0x4b>;
  474. };
  475.  
  476. usb@01c1c000 {
  477. compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
  478. reg = <0x1c1c000 0x100>;
  479. interrupts = <0x0 0x4c 0x4>;
  480. clocks = <0x6 0x23 0x6 0x27>;
  481. resets = <0x6 0x14 0x6 0x18>;
  482. phys = <0x18 0x2>;
  483. phy-names = "usb";
  484. status = "okay";
  485. linux,phandle = <0x4c>;
  486. phandle = <0x4c>;
  487. };
  488.  
  489. usb@01c1c400 {
  490. compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
  491. reg = <0x1c1c400 0x100>;
  492. interrupts = <0x0 0x4d 0x4>;
  493. clocks = <0x6 0x23 0x6 0x27 0x6 0x5e>;
  494. resets = <0x6 0x14 0x6 0x18>;
  495. phys = <0x18 0x2>;
  496. phy-names = "usb";
  497. status = "okay";
  498. linux,phandle = <0x4d>;
  499. phandle = <0x4d>;
  500. };
  501.  
  502. usb@01c1d000 {
  503. compatible = "allwinner,sun8i-h3-ehci", "generic-ehci";
  504. reg = <0x1c1d000 0x100>;
  505. interrupts = <0x0 0x4e 0x4>;
  506. clocks = <0x6 0x24 0x6 0x28>;
  507. resets = <0x6 0x15 0x6 0x19>;
  508. phys = <0x18 0x3>;
  509. phy-names = "usb";
  510. status = "disabled";
  511. linux,phandle = <0x4e>;
  512. phandle = <0x4e>;
  513. };
  514.  
  515. usb@01c1d400 {
  516. compatible = "allwinner,sun8i-h3-ohci", "generic-ohci";
  517. reg = <0x1c1d400 0x100>;
  518. interrupts = <0x0 0x4f 0x4>;
  519. clocks = <0x6 0x24 0x6 0x28 0x6 0x5f>;
  520. resets = <0x6 0x15 0x6 0x19>;
  521. phys = <0x18 0x3>;
  522. phy-names = "usb";
  523. status = "disabled";
  524. linux,phandle = <0x4f>;
  525. phandle = <0x4f>;
  526. };
  527.  
  528. clock@01c20000 {
  529. reg = <0x1c20000 0x400>;
  530. clocks = <0x19 0x1a>;
  531. clock-names = "hosc", "losc";
  532. #clock-cells = <0x1>;
  533. #reset-cells = <0x1>;
  534. compatible = "allwinner,sun8i-h3-ccu";
  535. linux,phandle = <0x6>;
  536. phandle = <0x6>;
  537. };
  538.  
  539. pinctrl@01c20800 {
  540. reg = <0x1c20800 0x400>;
  541. interrupts = <0x0 0xb 0x4 0x0 0x11 0x4>;
  542. clocks = <0x6 0x36 0x19 0x1a>;
  543. clock-names = "apb", "hosc", "losc";
  544. gpio-controller;
  545. #gpio-cells = <0x3>;
  546. interrupt-controller;
  547. #interrupt-cells = <0x3>;
  548. compatible = "allwinner,sun8i-h3-pinctrl";
  549. linux,phandle = <0x16>;
  550. phandle = <0x16>;
  551.  
  552. emac0 {
  553. pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD7", "PD8", "PD9", "PD10", "PD12", "PD13", "PD15", "PD16", "PD17";
  554. function = "emac";
  555. drive-strength = <0x28>;
  556. linux,phandle = <0x50>;
  557. phandle = <0x50>;
  558. };
  559.  
  560. i2c0 {
  561. pins = "PA11", "PA12";
  562. function = "i2c0";
  563. linux,phandle = <0x22>;
  564. phandle = <0x22>;
  565. };
  566.  
  567. i2c1 {
  568. pins = "PA18", "PA19";
  569. function = "i2c1";
  570. linux,phandle = <0x23>;
  571. phandle = <0x23>;
  572. };
  573.  
  574. i2c2 {
  575. pins = "PE12", "PE13";
  576. function = "i2c2";
  577. linux,phandle = <0x24>;
  578. phandle = <0x24>;
  579. };
  580.  
  581. i2s0 {
  582. pins = "PA18", "PA19", "PA20", "PA21";
  583. function = "i2s0";
  584. linux,phandle = <0x51>;
  585. phandle = <0x51>;
  586. };
  587.  
  588. i2s1 {
  589. pins = "PG10", "PG11", "PG12", "PG13";
  590. function = "i2s1";
  591. linux,phandle = <0x52>;
  592. phandle = <0x52>;
  593. };
  594.  
  595. mmc0@0 {
  596. pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
  597. function = "mmc0";
  598. drive-strength = <0x1e>;
  599. bias-pull-up;
  600. linux,phandle = <0x13>;
  601. phandle = <0x13>;
  602. };
  603.  
  604. mmc0_cd_pin@0 {
  605. pins = "PF6";
  606. function = "gpio_in";
  607. bias-pull-up;
  608. linux,phandle = <0x14>;
  609. phandle = <0x14>;
  610. };
  611.  
  612. mmc1@0 {
  613. pins = "PG0", "PG1", "PG2", "PG3", "PG4", "PG5";
  614. function = "mmc1";
  615. drive-strength = <0x1e>;
  616. bias-pull-up;
  617. linux,phandle = <0x17>;
  618. phandle = <0x17>;
  619. };
  620.  
  621. mmc2_8bit {
  622. pins = "PC5", "PC6", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13", "PC14", "PC15", "PC16";
  623. function = "mmc2";
  624. drive-strength = <0x1e>;
  625. bias-pull-up;
  626. linux,phandle = <0x53>;
  627. phandle = <0x53>;
  628. };
  629.  
  630. spdif@0 {
  631. pins = "PA17";
  632. function = "spdif";
  633. linux,phandle = <0x54>;
  634. phandle = <0x54>;
  635. };
  636.  
  637. spi0 {
  638. pins = "PC0", "PC1", "PC2", "PC3";
  639. function = "spi0";
  640. linux,phandle = <0x1e>;
  641. phandle = <0x1e>;
  642. };
  643.  
  644. spi1 {
  645. pins = "PA15", "PA16", "PA14", "PA13";
  646. function = "spi1";
  647. linux,phandle = <0x1f>;
  648. phandle = <0x1f>;
  649. };
  650.  
  651. uart0@0 {
  652. pins = "PA4", "PA5";
  653. function = "uart0";
  654. linux,phandle = <0x21>;
  655. phandle = <0x21>;
  656. };
  657.  
  658. uart1 {
  659. pins = "PG6", "PG7";
  660. function = "uart1";
  661. linux,phandle = <0x55>;
  662. phandle = <0x55>;
  663. };
  664.  
  665. uart1_rts_cts {
  666. pins = "PG8", "PG9";
  667. function = "uart1";
  668. linux,phandle = <0x56>;
  669. phandle = <0x56>;
  670. };
  671.  
  672. uart2 {
  673. pins = "PA0", "PA1";
  674. function = "uart2";
  675. linux,phandle = <0x57>;
  676. phandle = <0x57>;
  677. };
  678.  
  679. uart3 {
  680. pins = "PA13", "PA14";
  681. function = "uart3";
  682. linux,phandle = <0x58>;
  683. phandle = <0x58>;
  684. };
  685.  
  686. uart3_rts_cts {
  687. pins = "PA15", "PA16";
  688. function = "uart3";
  689. linux,phandle = <0x59>;
  690. phandle = <0x59>;
  691. };
  692.  
  693. led_pins@0 {
  694. pins = "PA15";
  695. function = "gpio_out";
  696. linux,phandle = <0x33>;
  697. phandle = <0x33>;
  698. };
  699. };
  700.  
  701. timer@01c20c00 {
  702. compatible = "allwinner,sun4i-a10-timer";
  703. reg = <0x1c20c00 0xa0>;
  704. interrupts = <0x0 0x12 0x4 0x0 0x13 0x4>;
  705. clocks = <0x19>;
  706. };
  707.  
  708. ethernet@1c30000 {
  709. compatible = "allwinner,sun8i-h3-emac";
  710. syscon = <0x1b>;
  711. reg = <0x1c30000 0x10000>;
  712. interrupts = <0x0 0x52 0x4>;
  713. interrupt-names = "macirq";
  714. resets = <0x6 0xc>;
  715. reset-names = "stmmaceth";
  716. clocks = <0x6 0x1b>;
  717. clock-names = "stmmaceth";
  718. #address-cells = <0x1>;
  719. #size-cells = <0x0>;
  720. status = "disabled";
  721. linux,phandle = <0x5a>;
  722. phandle = <0x5a>;
  723.  
  724. mdio {
  725. #address-cells = <0x1>;
  726. #size-cells = <0x0>;
  727. compatible = "snps,dwmac-mdio";
  728. linux,phandle = <0x1c>;
  729. phandle = <0x1c>;
  730. };
  731.  
  732. mdio-mux {
  733. compatible = "allwinner,sun8i-h3-mdio-mux";
  734. #address-cells = <0x1>;
  735. #size-cells = <0x0>;
  736. mdio-parent-bus = <0x1c>;
  737.  
  738. mdio@1 {
  739. compatible = "allwinner,sun8i-h3-mdio-internal";
  740. reg = <0x1>;
  741. #address-cells = <0x1>;
  742. #size-cells = <0x0>;
  743. linux,phandle = <0x5b>;
  744. phandle = <0x5b>;
  745.  
  746. ethernet-phy@1 {
  747. compatible = "ethernet-phy-ieee802.3-c22";
  748. reg = <0x1>;
  749. clocks = <0x6 0x43>;
  750. resets = <0x6 0x27>;
  751. linux,phandle = <0x5c>;
  752. phandle = <0x5c>;
  753. };
  754. };
  755.  
  756. mdio@2 {
  757. reg = <0x2>;
  758. #address-cells = <0x1>;
  759. #size-cells = <0x0>;
  760. linux,phandle = <0x5d>;
  761. phandle = <0x5d>;
  762. };
  763. };
  764. };
  765.  
  766. spi@01c68000 {
  767. compatible = "allwinner,sun8i-h3-spi";
  768. reg = <0x1c68000 0x1000>;
  769. interrupts = <0x0 0x41 0x4>;
  770. clocks = <0x6 0x1e 0x6 0x52>;
  771. clock-names = "ahb", "mod";
  772. dmas = <0x1d 0x17 0x1d 0x17>;
  773. dma-names = "rx", "tx";
  774. pinctrl-names = "default";
  775. pinctrl-0 = <0x1e>;
  776. resets = <0x6 0xf>;
  777. status = "disabled";
  778. #address-cells = <0x1>;
  779. #size-cells = <0x0>;
  780. linux,phandle = <0x5e>;
  781. phandle = <0x5e>;
  782. };
  783.  
  784. spi@01c69000 {
  785. compatible = "allwinner,sun8i-h3-spi";
  786. reg = <0x1c69000 0x1000>;
  787. interrupts = <0x0 0x42 0x4>;
  788. clocks = <0x6 0x1f 0x6 0x53>;
  789. clock-names = "ahb", "mod";
  790. dmas = <0x1d 0x18 0x1d 0x18>;
  791. dma-names = "rx", "tx";
  792. pinctrl-names = "default";
  793. pinctrl-0 = <0x1f>;
  794. resets = <0x6 0x10>;
  795. status = "disabled";
  796. #address-cells = <0x1>;
  797. #size-cells = <0x0>;
  798. linux,phandle = <0x5f>;
  799. phandle = <0x5f>;
  800. };
  801.  
  802. watchdog@01c20ca0 {
  803. compatible = "allwinner,sun6i-a31-wdt";
  804. reg = <0x1c20ca0 0x20>;
  805. interrupts = <0x0 0x19 0x4>;
  806. linux,phandle = <0x60>;
  807. phandle = <0x60>;
  808. };
  809.  
  810. spdif@01c21000 {
  811. #sound-dai-cells = <0x0>;
  812. compatible = "allwinner,sun8i-h3-spdif";
  813. reg = <0x1c21000 0x400>;
  814. interrupts = <0x0 0xc 0x4>;
  815. clocks = <0x6 0x35 0x6 0x57>;
  816. resets = <0x6 0x29>;
  817. clock-names = "apb", "spdif";
  818. dmas = <0x1d 0x2>;
  819. dma-names = "tx";
  820. status = "disabled";
  821. linux,phandle = <0x61>;
  822. phandle = <0x61>;
  823. };
  824.  
  825. pwm@01c21400 {
  826. compatible = "allwinner,sun8i-h3-pwm";
  827. reg = <0x1c21400 0x8>;
  828. clocks = <0x19>;
  829. #pwm-cells = <0x3>;
  830. status = "disabled";
  831. linux,phandle = <0x62>;
  832. phandle = <0x62>;
  833. };
  834.  
  835. i2s@01c22000 {
  836. #sound-dai-cells = <0x0>;
  837. compatible = "allwinner,sun8i-h3-i2s";
  838. reg = <0x1c22000 0x400>;
  839. interrupts = <0x0 0xd 0x4>;
  840. clocks = <0x6 0x38 0x6 0x54>;
  841. clock-names = "apb", "mod";
  842. dmas = <0x1d 0x3 0x1d 0x3>;
  843. resets = <0x6 0x2b>;
  844. dma-names = "rx", "tx";
  845. status = "disabled";
  846. linux,phandle = <0x63>;
  847. phandle = <0x63>;
  848. };
  849.  
  850. i2s@01c22400 {
  851. #sound-dai-cells = <0x0>;
  852. compatible = "allwinner,sun8i-h3-i2s";
  853. reg = <0x1c22400 0x400>;
  854. interrupts = <0x0 0xe 0x4>;
  855. clocks = <0x6 0x39 0x6 0x55>;
  856. clock-names = "apb", "mod";
  857. dmas = <0x1d 0x4 0x1d 0x4>;
  858. resets = <0x6 0x2c>;
  859. dma-names = "rx", "tx";
  860. status = "disabled";
  861. linux,phandle = <0x64>;
  862. phandle = <0x64>;
  863. };
  864.  
  865. i2s@1c22800 {
  866. #sound-dai-cells = <0x0>;
  867. compatible = "allwinner,sun8i-h3-i2s";
  868. reg = <0x1c22800 0x400>;
  869. interrupts = <0x0 0xf 0x4>;
  870. clocks = <0x6 0x3a 0x6 0x56>;
  871. clock-names = "apb", "mod";
  872. dmas = <0x1d 0x1b>;
  873. resets = <0x6 0x2d>;
  874. dma-names = "tx";
  875. status = "okay";
  876. linux,phandle = <0x3>;
  877. phandle = <0x3>;
  878. };
  879.  
  880. codec@01c22c00 {
  881. #sound-dai-cells = <0x0>;
  882. compatible = "allwinner,sun8i-h3-codec";
  883. reg = <0x1c22c00 0x400>;
  884. interrupts = <0x0 0x1d 0x4>;
  885. clocks = <0x6 0x34 0x6 0x6d>;
  886. clock-names = "apb", "codec";
  887. resets = <0x6 0x28>;
  888. dmas = <0x1d 0xf 0x1d 0xf>;
  889. dma-names = "rx", "tx";
  890. allwinner,codec-analog-controls = <0x20>;
  891. status = "disabled";
  892. linux,phandle = <0x65>;
  893. phandle = <0x65>;
  894. };
  895.  
  896. serial@01c28000 {
  897. compatible = "snps,dw-apb-uart";
  898. reg = <0x1c28000 0x400>;
  899. interrupts = <0x0 0x0 0x4>;
  900. reg-shift = <0x2>;
  901. reg-io-width = <0x4>;
  902. clocks = <0x6 0x3e>;
  903. resets = <0x6 0x31>;
  904. dmas = <0x1d 0x6 0x1d 0x6>;
  905. dma-names = "rx", "tx";
  906. status = "okay";
  907. pinctrl-names = "default";
  908. pinctrl-0 = <0x21>;
  909. linux,phandle = <0x66>;
  910. phandle = <0x66>;
  911. };
  912.  
  913. serial@01c28400 {
  914. compatible = "snps,dw-apb-uart";
  915. reg = <0x1c28400 0x400>;
  916. interrupts = <0x0 0x1 0x4>;
  917. reg-shift = <0x2>;
  918. reg-io-width = <0x4>;
  919. clocks = <0x6 0x3f>;
  920. resets = <0x6 0x32>;
  921. dmas = <0x1d 0x7 0x1d 0x7>;
  922. dma-names = "rx", "tx";
  923. status = "disabled";
  924. linux,phandle = <0x67>;
  925. phandle = <0x67>;
  926. };
  927.  
  928. serial@01c28800 {
  929. compatible = "snps,dw-apb-uart";
  930. reg = <0x1c28800 0x400>;
  931. interrupts = <0x0 0x2 0x4>;
  932. reg-shift = <0x2>;
  933. reg-io-width = <0x4>;
  934. clocks = <0x6 0x40>;
  935. resets = <0x6 0x33>;
  936. dmas = <0x1d 0x8 0x1d 0x8>;
  937. dma-names = "rx", "tx";
  938. status = "disabled";
  939. linux,phandle = <0x68>;
  940. phandle = <0x68>;
  941. };
  942.  
  943. serial@01c28c00 {
  944. compatible = "snps,dw-apb-uart";
  945. reg = <0x1c28c00 0x400>;
  946. interrupts = <0x0 0x3 0x4>;
  947. reg-shift = <0x2>;
  948. reg-io-width = <0x4>;
  949. clocks = <0x6 0x41>;
  950. resets = <0x6 0x34>;
  951. dmas = <0x1d 0x9 0x1d 0x9>;
  952. dma-names = "rx", "tx";
  953. status = "disabled";
  954. linux,phandle = <0x69>;
  955. phandle = <0x69>;
  956. };
  957.  
  958. i2c@01c2ac00 {
  959. compatible = "allwinner,sun6i-a31-i2c";
  960. reg = <0x1c2ac00 0x400>;
  961. interrupts = <0x0 0x6 0x4>;
  962. clocks = <0x6 0x3b>;
  963. resets = <0x6 0x2e>;
  964. pinctrl-names = "default";
  965. pinctrl-0 = <0x22>;
  966. status = "disabled";
  967. #address-cells = <0x1>;
  968. #size-cells = <0x0>;
  969. linux,phandle = <0x6a>;
  970. phandle = <0x6a>;
  971. };
  972.  
  973. i2c@01c2b000 {
  974. compatible = "allwinner,sun6i-a31-i2c";
  975. reg = <0x1c2b000 0x400>;
  976. interrupts = <0x0 0x7 0x4>;
  977. clocks = <0x6 0x3c>;
  978. resets = <0x6 0x2f>;
  979. pinctrl-names = "default";
  980. pinctrl-0 = <0x23>;
  981. status = "disabled";
  982. #address-cells = <0x1>;
  983. #size-cells = <0x0>;
  984. linux,phandle = <0x6b>;
  985. phandle = <0x6b>;
  986. };
  987.  
  988. i2c@01c2b400 {
  989. compatible = "allwinner,sun6i-a31-i2c";
  990. reg = <0x1c2b400 0x400>;
  991. interrupts = <0x0 0x8 0x4>;
  992. clocks = <0x6 0x3d>;
  993. resets = <0x6 0x30>;
  994. pinctrl-names = "default";
  995. pinctrl-0 = <0x24>;
  996. status = "disabled";
  997. #address-cells = <0x1>;
  998. #size-cells = <0x0>;
  999. linux,phandle = <0x6c>;
  1000. phandle = <0x6c>;
  1001. };
  1002.  
  1003. interrupt-controller@01c81000 {
  1004. compatible = "arm,gic-400";
  1005. reg = <0x1c81000 0x1000 0x1c82000 0x2000 0x1c84000 0x2000 0x1c86000 0x2000>;
  1006. interrupt-controller;
  1007. #interrupt-cells = <0x3>;
  1008. interrupts = <0x1 0x9 0xf04>;
  1009. linux,phandle = <0x1>;
  1010. phandle = <0x1>;
  1011. };
  1012.  
  1013. rtc@01f00000 {
  1014. compatible = "allwinner,sun6i-a31-rtc";
  1015. reg = <0x1f00000 0x54>;
  1016. interrupts = <0x0 0x28 0x4 0x0 0x29 0x4>;
  1017. linux,phandle = <0x6d>;
  1018. phandle = <0x6d>;
  1019. };
  1020.  
  1021. clock@1f01400 {
  1022. compatible = "allwinner,sun8i-h3-r-ccu";
  1023. reg = <0x1f01400 0x100>;
  1024. clocks = <0x19 0x1a 0x25 0x6 0x9>;
  1025. clock-names = "hosc", "losc", "iosc", "pll-periph";
  1026. #clock-cells = <0x1>;
  1027. #reset-cells = <0x1>;
  1028. linux,phandle = <0x26>;
  1029. phandle = <0x26>;
  1030. };
  1031.  
  1032. codec-analog@01f015c0 {
  1033. compatible = "allwinner,sun8i-h3-codec-analog";
  1034. reg = <0x1f015c0 0x4>;
  1035. linux,phandle = <0x20>;
  1036. phandle = <0x20>;
  1037. };
  1038.  
  1039. ir@01f02000 {
  1040. compatible = "allwinner,sun5i-a13-ir";
  1041. clocks = <0x26 0x4 0x26 0xb>;
  1042. clock-names = "apb", "ir";
  1043. resets = <0x26 0x0>;
  1044. interrupts = <0x0 0x25 0x4>;
  1045. reg = <0x1f02000 0x40>;
  1046. status = "okay";
  1047. pinctrl-names = "default";
  1048. pinctrl-0 = <0x27>;
  1049. linux,phandle = <0x6e>;
  1050. phandle = <0x6e>;
  1051. };
  1052.  
  1053. i2c@01f02400 {
  1054. compatible = "allwinner,sun6i-a31-i2c";
  1055. reg = <0x1f02400 0x400>;
  1056. interrupts = <0x0 0x2c 0x4>;
  1057. pinctrl-names = "default";
  1058. pinctrl-0 = <0x28>;
  1059. clocks = <0x26 0x9>;
  1060. clock-frequency = <0x186a0>;
  1061. resets = <0x26 0x5>;
  1062. status = "disabled";
  1063. #address-cells = <0x1>;
  1064. #size-cells = <0x0>;
  1065. linux,phandle = <0x6f>;
  1066. phandle = <0x6f>;
  1067. };
  1068.  
  1069. pinctrl@01f02c00 {
  1070. compatible = "allwinner,sun8i-h3-r-pinctrl";
  1071. reg = <0x1f02c00 0x400>;
  1072. interrupts = <0x0 0x2d 0x4>;
  1073. clocks = <0x26 0x3 0x19 0x1a>;
  1074. clock-names = "apb", "hosc", "losc";
  1075. gpio-controller;
  1076. #gpio-cells = <0x3>;
  1077. interrupt-controller;
  1078. #interrupt-cells = <0x3>;
  1079. linux,phandle = <0x35>;
  1080. phandle = <0x35>;
  1081.  
  1082. ir@0 {
  1083. pins = "PL11";
  1084. function = "s_cir_rx";
  1085. linux,phandle = <0x27>;
  1086. phandle = <0x27>;
  1087. };
  1088.  
  1089. r-i2c {
  1090. pins = "PL0", "PL1";
  1091. function = "s_i2c";
  1092. linux,phandle = <0x28>;
  1093. phandle = <0x28>;
  1094. };
  1095.  
  1096. led_pins@0 {
  1097. pins = "PL10";
  1098. function = "gpio_out";
  1099. linux,phandle = <0x34>;
  1100. phandle = <0x34>;
  1101. };
  1102.  
  1103. key_pins@0 {
  1104. pins = "PL3";
  1105. function = "gpio_in";
  1106. linux,phandle = <0x36>;
  1107. phandle = <0x36>;
  1108. };
  1109. };
  1110.  
  1111. thermal-sensor@1c25000 {
  1112. compatible = "allwinner,sun8i-h3-ths";
  1113. reg = <0x1c25000 0x100>;
  1114. clocks = <0x6 0x37 0x6 0x45>;
  1115. clock-names = "bus", "mod";
  1116. resets = <0x6 0x2a>;
  1117. #thermal-sensor-cells = <0x0>;
  1118. #io-channel-cells = <0x0>;
  1119. linux,phandle = <0x2c>;
  1120. phandle = <0x2c>;
  1121. };
  1122.  
  1123. gpu@1c40000 {
  1124. compatible = "allwinner,sun8i-h3-mali", "allwinner,sun7i-a20-mali", "arm,mali-400";
  1125. reg = <0x1c40000 0x10000>;
  1126. interrupts = <0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x65 0x4>;
  1127. interrupt-names = "gp", "gpmmu", "pp0", "ppmmu0", "pp1", "ppmmu1", "pmu";
  1128. clocks = <0x6 0x31 0x6 0x72>;
  1129. clock-names = "bus", "core";
  1130. resets = <0x6 0x23>;
  1131. memory-region = <0x29>;
  1132. assigned-clocks = <0x6 0x72>;
  1133. assigned-clock-rates = <0x16e36000>;
  1134. linux,phandle = <0x70>;
  1135. phandle = <0x70>;
  1136. };
  1137. };
  1138.  
  1139. opp_table {
  1140. compatible = "operating-points-v2";
  1141. opp-shared;
  1142. linux,phandle = <0x2a>;
  1143. phandle = <0x2a>;
  1144.  
  1145. opp@240000000 {
  1146. opp-hz = <0x0 0xe4e1c00>;
  1147. opp-microvolt = <0xef420 0xef420 0x142440>;
  1148. clock-latency-ns = <0x3b9b0>;
  1149. };
  1150.  
  1151. opp@480000000 {
  1152. opp-hz = <0x0 0x1c9c3800>;
  1153. opp-microvolt = <0xef420 0xef420 0x142440>;
  1154. clock-latency-ns = <0x3b9b0>;
  1155. };
  1156.  
  1157. opp@648000000 {
  1158. opp-hz = <0x0 0x269fb200>;
  1159. opp-microvolt = <0xf4240 0xf4240 0x142440>;
  1160. clock-latency-ns = <0x3b9b0>;
  1161. };
  1162.  
  1163. opp@816000000 {
  1164. opp-hz = <0x0 0x30a32c00>;
  1165. opp-microvolt = <0xf9060 0xf9060 0x142440>;
  1166. clock-latency-ns = <0x3b9b0>;
  1167. };
  1168.  
  1169. opp@912000000 {
  1170. opp-hz = <0x0 0x365c0400>;
  1171. opp-microvolt = <0xfde80 0xfde80 0x142440>;
  1172. clock-latency-ns = <0x3b9b0>;
  1173. };
  1174.  
  1175. opp@960000000 {
  1176. opp-hz = <0x0 0x39387000>;
  1177. opp-microvolt = <0x107ac0 0x107ac0 0x142440>;
  1178. clock-latency-ns = <0x3b9b0>;
  1179. };
  1180.  
  1181. opp@1008000000 {
  1182. opp-hz = <0x0 0x3c14dc00>;
  1183. opp-microvolt = <0x116520 0x116520 0x142440>;
  1184. clock-latency-ns = <0x3b9b0>;
  1185. };
  1186.  
  1187. opp@1104000000 {
  1188. opp-hz = <0x0 0x41cdb400>;
  1189. opp-microvolt = <0x120160 0x120160 0x142440>;
  1190. clock-latency-ns = <0x3b9b0>;
  1191. };
  1192.  
  1193. opp@1200000000 {
  1194. opp-hz = <0x0 0x47868c00>;
  1195. opp-microvolt = <0x12ebc0 0x12ebc0 0x142440>;
  1196. clock-latency-ns = <0x3b9b0>;
  1197. };
  1198.  
  1199. opp@1296000000 {
  1200. opp-hz = <0x0 0x4d3f6400>;
  1201. opp-microvolt = <0x142440 0x142440 0x142440>;
  1202. clock-latency-ns = <0x3b9b0>;
  1203. };
  1204. };
  1205.  
  1206. cpus {
  1207. #address-cells = <0x1>;
  1208. #size-cells = <0x0>;
  1209.  
  1210. cpu@0 {
  1211. compatible = "arm,cortex-a7";
  1212. device_type = "cpu";
  1213. reg = <0x0>;
  1214. clocks = <0x6 0xe>;
  1215. clock-names = "cpu";
  1216. operating-points-v2 = <0x2a>;
  1217. cpu-supply = <0x2b>;
  1218. #cooling-cells = <0x2>;
  1219. linux,phandle = <0x2e>;
  1220. phandle = <0x2e>;
  1221. };
  1222.  
  1223. cpu@1 {
  1224. compatible = "arm,cortex-a7";
  1225. device_type = "cpu";
  1226. reg = <0x1>;
  1227. operating-points-v2 = <0x2a>;
  1228. };
  1229.  
  1230. cpu@2 {
  1231. compatible = "arm,cortex-a7";
  1232. device_type = "cpu";
  1233. reg = <0x2>;
  1234. operating-points-v2 = <0x2a>;
  1235. };
  1236.  
  1237. cpu@3 {
  1238. compatible = "arm,cortex-a7";
  1239. device_type = "cpu";
  1240. reg = <0x3>;
  1241. operating-points-v2 = <0x2a>;
  1242. };
  1243. };
  1244.  
  1245. iio-hwmon {
  1246. compatible = "iio-hwmon";
  1247. io-channels = <0x2c>;
  1248. };
  1249.  
  1250. thermal-zones {
  1251.  
  1252. cpu-thermal {
  1253. polling-delay-passive = <0xfa>;
  1254. polling-delay = <0x3e8>;
  1255. thermal-sensors = <0x2c>;
  1256.  
  1257. trips {
  1258.  
  1259. cpu_warm {
  1260. temperature = <0xfde8>;
  1261. hysteresis = <0x7d0>;
  1262. type = "passive";
  1263. linux,phandle = <0x2d>;
  1264. phandle = <0x2d>;
  1265. };
  1266.  
  1267. cpu_hot_pre {
  1268. temperature = <0x11170>;
  1269. hysteresis = <0x7d0>;
  1270. type = "passive";
  1271. linux,phandle = <0x2f>;
  1272. phandle = <0x2f>;
  1273. };
  1274.  
  1275. cpu_hot {
  1276. temperature = <0x124f8>;
  1277. hysteresis = <0x7d0>;
  1278. type = "passive";
  1279. linux,phandle = <0x30>;
  1280. phandle = <0x30>;
  1281. };
  1282.  
  1283. cpu_very_hot_pre {
  1284. temperature = <0x14c08>;
  1285. hysteresis = <0x7d0>;
  1286. type = "passive";
  1287. linux,phandle = <0x71>;
  1288. phandle = <0x71>;
  1289. };
  1290.  
  1291. cpu_very_hot {
  1292. temperature = <0x15f90>;
  1293. hysteresis = <0x7d0>;
  1294. type = "passive";
  1295. linux,phandle = <0x31>;
  1296. phandle = <0x31>;
  1297. };
  1298.  
  1299. cpu_crit {
  1300. temperature = <0x19a28>;
  1301. hysteresis = <0x7d0>;
  1302. type = "critical";
  1303. linux,phandle = <0x72>;
  1304. phandle = <0x72>;
  1305. };
  1306. };
  1307.  
  1308. cooling-maps {
  1309.  
  1310. cpu_warm_limit_cpu {
  1311. trip = <0x2d>;
  1312. cooling-device = <0x2e 0xffffffff 0x2>;
  1313. };
  1314.  
  1315. cpu_hot_pre_limit_cpu {
  1316. trip = <0x2f>;
  1317. cooling-device = <0x2e 0x2 0x3>;
  1318. };
  1319.  
  1320. cpu_hot_limit_cpu {
  1321. trip = <0x30>;
  1322. cooling-device = <0x2e 0x3 0x4>;
  1323. };
  1324.  
  1325. cpu_very_hot_pre_limit_cpu {
  1326. trip = <0x31>;
  1327. cooling-device = <0x2e 0x5 0x6>;
  1328. };
  1329.  
  1330. cpu_very_hot_limit_cpu {
  1331. trip = <0x31>;
  1332. cooling-device = <0x2e 0x7 0xffffffff>;
  1333. };
  1334. };
  1335. };
  1336. };
  1337.  
  1338. reserved-memory {
  1339. #address-cells = <0x1>;
  1340. #size-cells = <0x1>;
  1341. ranges;
  1342.  
  1343. linux,cma {
  1344. compatible = "shared-dma-pool";
  1345. reusable;
  1346. size = <0x4000000>;
  1347. alignment = <0x2000>;
  1348. linux,cma-default;
  1349. linux,phandle = <0x29>;
  1350. phandle = <0x29>;
  1351. };
  1352. };
  1353.  
  1354. timer {
  1355. compatible = "arm,armv7-timer";
  1356. interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
  1357. };
  1358.  
  1359. reg_cpu_fallback {
  1360. compatible = "regulator-fixed";
  1361. regulator-name = "vdd-cpux-dummy";
  1362. regulator-min-microvolt = <0x124f80>;
  1363. regulator-max-microvolt = <0x124f80>;
  1364. linux,phandle = <0x73>;
  1365. phandle = <0x73>;
  1366. };
  1367.  
  1368. ahci-5v {
  1369. compatible = "regulator-fixed";
  1370. regulator-name = "ahci-5v";
  1371. regulator-min-microvolt = <0x4c4b40>;
  1372. regulator-max-microvolt = <0x4c4b40>;
  1373. regulator-boot-on;
  1374. enable-active-high;
  1375. gpio = <0x16 0x1 0x8 0x0>;
  1376. status = "disabled";
  1377. linux,phandle = <0x74>;
  1378. phandle = <0x74>;
  1379. };
  1380.  
  1381. usb0-vbus {
  1382. compatible = "regulator-fixed";
  1383. regulator-name = "usb0-vbus";
  1384. regulator-min-microvolt = <0x4c4b40>;
  1385. regulator-max-microvolt = <0x4c4b40>;
  1386. enable-active-high;
  1387. gpio = <0x16 0x1 0x9 0x0>;
  1388. status = "disabled";
  1389. linux,phandle = <0x75>;
  1390. phandle = <0x75>;
  1391. };
  1392.  
  1393. usb1-vbus {
  1394. compatible = "regulator-fixed";
  1395. regulator-name = "usb1-vbus";
  1396. regulator-min-microvolt = <0x4c4b40>;
  1397. regulator-max-microvolt = <0x4c4b40>;
  1398. regulator-boot-on;
  1399. enable-active-high;
  1400. gpio = <0x16 0x7 0x6 0x0>;
  1401. status = "disabled";
  1402. linux,phandle = <0x76>;
  1403. phandle = <0x76>;
  1404. };
  1405.  
  1406. usb2-vbus {
  1407. compatible = "regulator-fixed";
  1408. regulator-name = "usb2-vbus";
  1409. regulator-min-microvolt = <0x4c4b40>;
  1410. regulator-max-microvolt = <0x4c4b40>;
  1411. regulator-boot-on;
  1412. enable-active-high;
  1413. gpio = <0x16 0x7 0x3 0x0>;
  1414. status = "disabled";
  1415. linux,phandle = <0x77>;
  1416. phandle = <0x77>;
  1417. };
  1418.  
  1419. vcc3v0 {
  1420. compatible = "regulator-fixed";
  1421. regulator-name = "vcc3v0";
  1422. regulator-min-microvolt = <0x2dc6c0>;
  1423. regulator-max-microvolt = <0x2dc6c0>;
  1424. linux,phandle = <0x78>;
  1425. phandle = <0x78>;
  1426. };
  1427.  
  1428. vcc3v3 {
  1429. compatible = "regulator-fixed";
  1430. regulator-name = "vcc3v3";
  1431. regulator-min-microvolt = <0x325aa0>;
  1432. regulator-max-microvolt = <0x325aa0>;
  1433. linux,phandle = <0x15>;
  1434. phandle = <0x15>;
  1435. };
  1436.  
  1437. vcc5v0 {
  1438. compatible = "regulator-fixed";
  1439. regulator-name = "vcc5v0";
  1440. regulator-min-microvolt = <0x4c4b40>;
  1441. regulator-max-microvolt = <0x4c4b40>;
  1442. linux,phandle = <0x79>;
  1443. phandle = <0x79>;
  1444. };
  1445.  
  1446. aliases {
  1447. ethernet0 = "/soc/mmc@01c10000/sdio_wifi@1";
  1448. serial0 = "/soc/serial@01c28000";
  1449. };
  1450.  
  1451. chosen {
  1452. stdout-path = "serial0:115200n8";
  1453. };
  1454.  
  1455. connector {
  1456. compatible = "hdmi-connector";
  1457. type = [61 00];
  1458.  
  1459. port {
  1460.  
  1461. endpoint {
  1462. remote-endpoint = <0x32>;
  1463. linux,phandle = <0x8>;
  1464. phandle = <0x8>;
  1465. };
  1466. };
  1467. };
  1468.  
  1469. leds {
  1470. compatible = "gpio-leds";
  1471. pinctrl-names = "default";
  1472. pinctrl-0 = <0x33 0x34>;
  1473.  
  1474. pwr_led {
  1475. label = "orangepi:green:pwr";
  1476. gpios = <0x35 0x0 0xa 0x0>;
  1477. default-state = "on";
  1478. };
  1479.  
  1480. status_led {
  1481. label = "orangepi:red:status";
  1482. gpios = <0x16 0x0 0xf 0x0>;
  1483. };
  1484. };
  1485.  
  1486. r_gpio_keys {
  1487. compatible = "gpio-keys";
  1488. pinctrl-names = "default";
  1489. pinctrl-0 = <0x36>;
  1490.  
  1491. sw4 {
  1492. label = "sw4";
  1493. linux,code = <0x100>;
  1494. gpios = <0x35 0x0 0x3 0x1>;
  1495. };
  1496. };
  1497.  
  1498. gpio-regulator {
  1499. compatible = "regulator-gpio";
  1500. regulator-name = "vdd-cpux";
  1501. regulator-type = "voltage";
  1502. regulator-boot-on;
  1503. regulator-always-on;
  1504. regulator-min-microvolt = <0x10c8e0>;
  1505. regulator-max-microvolt = <0x13d620>;
  1506. regulator-ramp-delay = <0x32>;
  1507. gpios = <0x35 0x0 0x6 0x0>;
  1508. enable-active-high;
  1509. gpios-states = <0x1>;
  1510. states = <0x10c8e0 0x0 0x13d620 0x1>;
  1511. linux,phandle = <0x2b>;
  1512. phandle = <0x2b>;
  1513. };
  1514.  
  1515. __symbols__ {
  1516. sound_hdmi = "/sound";
  1517. osc24M = "/clocks/osc24M_clk";
  1518. osc32k = "/clocks/osc32k_clk";
  1519. iosc = "/clocks/internal-osc-clk";
  1520. de = "/display-engine";
  1521. display_clocks = "/soc/clock@1000000";
  1522. hdmi = "/soc/hdmi@1ee0000";
  1523. hdmi_in = "/soc/hdmi@1ee0000/ports/port@0";
  1524. hdmi_in_tcon0 = "/soc/hdmi@1ee0000/ports/port@0/endpoint@0";
  1525. hdmi_out = "/soc/hdmi@1ee0000/ports/port@1";
  1526. hdmi_out_con = "/soc/hdmi@1ee0000/ports/port@1/endpoint";
  1527. mixer0 = "/soc/mixer@1100000";
  1528. mixer0_out = "/soc/mixer@1100000/ports/port@1";
  1529. mixer0_out_tcon0 = "/soc/mixer@1100000/ports/port@1/endpoint@0";
  1530. mixer0_out_tcon1 = "/soc/mixer@1100000/ports/port@1/endpoint@1";
  1531. mixer1 = "/soc/mixer@1200000";
  1532. mixer1_out = "/soc/mixer@1200000/ports/port@1";
  1533. mixer1_out_tcon0 = "/soc/mixer@1200000/ports/port@1/endpoint@0";
  1534. mixer1_out_tcon1 = "/soc/mixer@1200000/ports/port@1/endpoint@1";
  1535. syscon = "/soc/syscon@1c00000";
  1536. dma = "/soc/dma-controller@01c02000";
  1537. tcon0 = "/soc/lcd-controller@1c0c000";
  1538. tcon0_in = "/soc/lcd-controller@1c0c000/ports/port@0";
  1539. tcon0_in_mixer0 = "/soc/lcd-controller@1c0c000/ports/port@0/endpoint@0";
  1540. tcon0_in_mixer1 = "/soc/lcd-controller@1c0c000/ports/port@0/endpoint@1";
  1541. tcon0_out = "/soc/lcd-controller@1c0c000/ports/port@1";
  1542. tcon0_out_hdmi = "/soc/lcd-controller@1c0c000/ports/port@1/endpoint@1";
  1543. tcon1 = "/soc/lcd-controller@1c0d000";
  1544. tcon1_in = "/soc/lcd-controller@1c0d000/ports/port@0";
  1545. tcon1_in_mixer0 = "/soc/lcd-controller@1c0d000/ports/port@0/endpoint@0";
  1546. tcon1_in_mixer1 = "/soc/lcd-controller@1c0d000/ports/port@0/endpoint@1";
  1547. tcon1_out = "/soc/lcd-controller@1c0d000/ports/port@1";
  1548. mmc0 = "/soc/mmc@01c0f000";
  1549. mmc1 = "/soc/mmc@01c10000";
  1550. rtl8189ftv = "/soc/mmc@01c10000/sdio_wifi@1";
  1551. mmc2 = "/soc/mmc@01c11000";
  1552. usb_otg = "/soc/usb@01c19000";
  1553. usbphy = "/soc/phy@01c19400";
  1554. ehci0 = "/soc/usb@01c1a000";
  1555. ohci0 = "/soc/usb@01c1a400";
  1556. ehci1 = "/soc/usb@01c1b000";
  1557. ohci1 = "/soc/usb@01c1b400";
  1558. ehci2 = "/soc/usb@01c1c000";
  1559. ohci2 = "/soc/usb@01c1c400";
  1560. ehci3 = "/soc/usb@01c1d000";
  1561. ohci3 = "/soc/usb@01c1d400";
  1562. ccu = "/soc/clock@01c20000";
  1563. pio = "/soc/pinctrl@01c20800";
  1564. emac_rgmii_pins = "/soc/pinctrl@01c20800/emac0";
  1565. i2c0_pins = "/soc/pinctrl@01c20800/i2c0";
  1566. i2c1_pins = "/soc/pinctrl@01c20800/i2c1";
  1567. i2c2_pins = "/soc/pinctrl@01c20800/i2c2";
  1568. i2s0_pins = "/soc/pinctrl@01c20800/i2s0";
  1569. i2s1_pins = "/soc/pinctrl@01c20800/i2s1";
  1570. mmc0_pins_a = "/soc/pinctrl@01c20800/mmc0@0";
  1571. mmc0_cd_pin = "/soc/pinctrl@01c20800/mmc0_cd_pin@0";
  1572. mmc1_pins_a = "/soc/pinctrl@01c20800/mmc1@0";
  1573. mmc2_8bit_pins = "/soc/pinctrl@01c20800/mmc2_8bit";
  1574. spdif_tx_pins_a = "/soc/pinctrl@01c20800/spdif@0";
  1575. spi0_pins = "/soc/pinctrl@01c20800/spi0";
  1576. spi1_pins = "/soc/pinctrl@01c20800/spi1";
  1577. uart0_pins_a = "/soc/pinctrl@01c20800/uart0@0";
  1578. uart1_pins = "/soc/pinctrl@01c20800/uart1";
  1579. uart1_rts_cts_pins = "/soc/pinctrl@01c20800/uart1_rts_cts";
  1580. uart2_pins = "/soc/pinctrl@01c20800/uart2";
  1581. uart3_pins = "/soc/pinctrl@01c20800/uart3";
  1582. uart3_rts_cts_pins = "/soc/pinctrl@01c20800/uart3_rts_cts";
  1583. leds_opc = "/soc/pinctrl@01c20800/led_pins@0";
  1584. emac = "/soc/ethernet@1c30000";
  1585. mdio = "/soc/ethernet@1c30000/mdio";
  1586. internal_mdio = "/soc/ethernet@1c30000/mdio-mux/mdio@1";
  1587. int_mii_phy = "/soc/ethernet@1c30000/mdio-mux/mdio@1/ethernet-phy@1";
  1588. external_mdio = "/soc/ethernet@1c30000/mdio-mux/mdio@2";
  1589. spi0 = "/soc/spi@01c68000";
  1590. spi1 = "/soc/spi@01c69000";
  1591. wdt0 = "/soc/watchdog@01c20ca0";
  1592. spdif = "/soc/spdif@01c21000";
  1593. pwm = "/soc/pwm@01c21400";
  1594. i2s0 = "/soc/i2s@01c22000";
  1595. i2s1 = "/soc/i2s@01c22400";
  1596. i2s2 = "/soc/i2s@1c22800";
  1597. codec = "/soc/codec@01c22c00";
  1598. uart0 = "/soc/serial@01c28000";
  1599. uart1 = "/soc/serial@01c28400";
  1600. uart2 = "/soc/serial@01c28800";
  1601. uart3 = "/soc/serial@01c28c00";
  1602. i2c0 = "/soc/i2c@01c2ac00";
  1603. i2c1 = "/soc/i2c@01c2b000";
  1604. i2c2 = "/soc/i2c@01c2b400";
  1605. gic = "/soc/interrupt-controller@01c81000";
  1606. rtc = "/soc/rtc@01f00000";
  1607. r_ccu = "/soc/clock@1f01400";
  1608. codec_analog = "/soc/codec-analog@01f015c0";
  1609. ir = "/soc/ir@01f02000";
  1610. r_i2c = "/soc/i2c@01f02400";
  1611. r_pio = "/soc/pinctrl@01f02c00";
  1612. ir_pins_a = "/soc/pinctrl@01f02c00/ir@0";
  1613. r_i2c_pins = "/soc/pinctrl@01f02c00/r-i2c";
  1614. leds_r_opc = "/soc/pinctrl@01f02c00/led_pins@0";
  1615. sw_r_opc = "/soc/pinctrl@01f02c00/key_pins@0";
  1616. ths = "/soc/thermal-sensor@1c25000";
  1617. mali = "/soc/gpu@1c40000";
  1618. cpu_opp_table = "/opp_table";
  1619. cpu0 = "/cpus/cpu@0";
  1620. cpu_warm = "/thermal-zones/cpu-thermal/trips/cpu_warm";
  1621. cpu_hot_pre = "/thermal-zones/cpu-thermal/trips/cpu_hot_pre";
  1622. cpu_hot = "/thermal-zones/cpu-thermal/trips/cpu_hot";
  1623. cpu_very_hot_pre = "/thermal-zones/cpu-thermal/trips/cpu_very_hot_pre";
  1624. cpu_very_hot = "/thermal-zones/cpu-thermal/trips/cpu_very_hot";
  1625. cpu_crit = "/thermal-zones/cpu-thermal/trips/cpu_crit";
  1626. cma = "/reserved-memory/linux,cma";
  1627. reg_cpu_fallback = "/reg_cpu_fallback";
  1628. reg_ahci_5v = "/ahci-5v";
  1629. reg_usb0_vbus = "/usb0-vbus";
  1630. reg_usb1_vbus = "/usb1-vbus";
  1631. reg_usb2_vbus = "/usb2-vbus";
  1632. reg_vcc3v0 = "/vcc3v0";
  1633. reg_vcc3v3 = "/vcc3v3";
  1634. reg_vcc5v0 = "/vcc5v0";
  1635. hdmi_con_in = "/connector/port/endpoint";
  1636. reg_sy8113b = "/gpio-regulator";
  1637. };
  1638. };
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!