Advertisement
Guest User

vim3 lab no hdmi

a guest
Oct 23rd, 2019
104
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 8.59 KB | None | 0 0
  1. BL2 Built : 19:22:01, Jul 31 2019. g12b ge9a9000 - zhiguang.ouyang@droid07-sz
  2.  
  3. Board ID = 8
  4. Set A53 clk to 24M
  5. Set A73 clk to 24M
  6. Set clk81 to 24M
  7. A53 clk: 1200 MHz
  8. A73 clk: 1200 MHz
  9. CLK81: 166.6M
  10. smccc: 000160a7
  11. eMMC boot @ 0
  12. sw8 s
  13. DDR driver_vesion: LPDDR4_PHY_V_0_1_18 build time: Jul 31 2019 19:21:56
  14. board id: 8
  15. Load FIP HDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0
  16. fw parse done
  17. Load ddrfw from eMMC, src: 0x00060200, des: 0xfffd0000, size: 0x0000c000, part: 0
  18. Load ddrfw from eMMC, src: 0x00038200, des: 0xfffd0000, size: 0x00004000, part: 0
  19. PIEI prepare done
  20. fastboot data load
  21. 00000000
  22. emmc switch 1 ok
  23. ddr saved addr:00016000
  24. Load ddr parameter from eMMC, src: 0x02c00000, des: 0xfffd0000, size: 0x00001000, part: 0
  25. 00000000
  26. emmc switch 0 ok
  27. fastboot data verify
  28. verify result: 265
  29. Cfg max: 4, cur: 1. Board id: 255. Force loop cfg
  30. LPDDR4 probe
  31. ddr clk to 1608MHz
  32. Load ddrfw from eMMC, src: 0x0003c200, des: 0xfffd0000, size: 0x0000c000, part: 0
  33.  
  34. dmc_version 0001
  35. Check phy result
  36. INFO : End of CA training
  37. INFO : End of initialization
  38. INFO : Training has run successfully!
  39. Check phy result
  40. INFO : End of initialization
  41. INFO : End of read enable training
  42. INFO : End of fine write leveling
  43. INFO : End of Write leveling coarse delay
  44. INFO : Training has run successfully!
  45. Check phy result
  46. INFO : End of initialization
  47. INFO : End of read dq deskew training
  48. INFO : End of MPR read delay center optimization
  49. INFO : End of write delay center optimization
  50. INFO : End of read delay center optimization
  51. INFO : End of max read latency training
  52. INFO : Training has run successfully!
  53. 1D training succeed
  54. Load ddrfw from eMMC, src: 0x00048200, des: 0xfffd0000, size: 0x0000c000, part: 0
  55. Check phy result
  56. INFO : End of initialization
  57. INFO : End of 2D read delay Voltage center optimization
  58. INFO : End of 2D read delay Voltage center optimization
  59. INFO : End of 2D write delay Voltage center optimization
  60. INFO : End of 2D write delay Voltage center optimization
  61. INFO : Training has run successfully!
  62.  
  63. channel==0
  64. RxClkDly_Margin_A0==77 ps 8
  65. TxDqDly_Margin_A0==97 ps 10
  66. RxClkDly_Margin_A1==87 ps 9
  67. TxDqDly_Margin_A1==106 ps 11
  68. TrainedVREFDQ_A0==26
  69. TrainedVREFDQ_A1==26
  70. VrefDac_Margin_A0==26
  71. DeviceVref_Margin_A0==26
  72. VrefDac_Margin_A1==26
  73. DeviceVref_Margin_A1==26
  74.  
  75.  
  76. channel==1
  77. RxClkDly_Margin_A0==77 ps 8
  78. TxDqDly_Margin_A0==106 ps 11
  79. RxClkDly_Margin_A1==106 ps 11
  80. TxDqDly_Margin_A1==106 ps 11
  81. TrainedVREFDQ_A0==26
  82. TrainedVREFDQ_A1==26
  83. VrefDac_Margin_A0==28
  84. DeviceVref_Margin_A0==25
  85. VrefDac_Margin_A1==27
  86. DeviceVref_Margin_A1==25
  87.  
  88. dwc_ddrphy_apb_wr((0<<20)|(2<<16)|(0<<12)|(0xb0):0004
  89.  
  90. soc_vref_reg_value 0x 00000027 00000025 00000027 00000025 00000025 00000025 00000025 00000024 00000025 00000025 00000023 00000024 00000025 00000026 00000024 00000025 00000025 00000028 00000027 00000027 00000026 00000026 00000026 00000025 00000027 00000026 00000026 00000026 00000028 00000026 00000027 00000026 dram_vref_reg_value 0x 00000013
  91. 2D training succeed
  92. aml_ddr_fw_vesion: LPDDR4_PHY_V_0_1_18 build time: Jul 31 2019 19:22:05
  93. auto size-- 65535DDR cs0 size: 2048MB
  94. DDR cs1 size: 2048MB
  95. DMC_DDR_CTRL: 00e00024DDR size: 3928MB
  96. cs0 DataBus test pass
  97. cs1 DataBus test pass
  98. cs0 AddrBus test pass
  99. cs1 AddrBus test pass
  100.  
  101. 100bdlr_step_size ps== 444
  102. result report
  103. boot times 0Enable ddr reg access
  104. 00000000
  105. emmc switch 3 ok
  106. Authentication key not yet programmed
  107. get rpmb counter error 0x00000007
  108. 00000000
  109. emmc switch 0 ok
  110. Load FIP HDR from eMMC, src: 0x00010200, des: 0x01700000, size: 0x00004000, part: 0
  111. Load BL3X from eMMC, src: 0x0006c200, des: 0x0175c000, size: 0x000d6600, part: 0
  112. 0.0;M3 CHK:0;cm4_sp_mode 0
  113. MVN_1=0x00000000
  114. MVN_2=0x00000000
  115. [Image: g12b_v1.1.3386-3b31431 2019-05-21 10:42:10 luan.yuan@droid15-sz]
  116. OPS=0x10
  117. ring efuse init
  118. chipver efuse init
  119. 29 0b 10 00 01 05 1c 00 00 04 37 30 4e 42 4e 50
  120. [0.871640 Inits done]
  121. secure task start!
  122. high task start!
  123. low task start!
  124. run into bl31
  125. NOTICE: BL31: v1.3(release):4fc40b1
  126. NOTICE: BL31: Built : 15:58:17, May 22 2019
  127. NOTICE: BL31: G12A normal boot!
  128. NOTICE: BL31: BL33 decompress pass
  129. ERROR: Error initializing runtime service opteed_fast
  130.  
  131.  
  132. U-Boot 2015.01-g5a7732a-dirty (Aug 09 2019 - 14:42:00)
  133.  
  134. DRAM: 3.8 GiB
  135. Relocation Offset is: d6e2f000
  136. spi_post_bind(spifc): req_seq = 0
  137. register usb cfg[0][1] = 00000000d7f2f2d0
  138. aml_i2c_init_port init regs for 0
  139. NAND: get_sys_clk_rate_mtd() 270, clock setting 200!
  140. NAND device id: 0 9f ff ff ff ff
  141. No NAND device found!!!
  142. nand init failed: -6
  143. get_sys_clk_rate_mtd() 270, clock setting 200!
  144. NAND device id: 0 bf ff ff ff ff
  145. No NAND device found!!!
  146. nand init failed: -6
  147. MMC: aml_priv->desc_buf = 0x00000000d3e1fa70
  148. aml_priv->desc_buf = 0x00000000d3e21db0
  149. SDIO Port B: 0, SDIO Port C: 1
  150. co-phase 0x3, tx-dly 0, clock 400000
  151. co-phase 0x3, tx-dly 0, clock 400000
  152. co-phase 0x3, tx-dly 0, clock 400000
  153. emmc/sd response timeout, cmd8, status=0x3ff2800
  154. emmc/sd response timeout, cmd55, status=0x3ff2800
  155. co-phase 0x3, tx-dly 0, clock 400000
  156. co-phase 0x1, tx-dly 0, clock 40000000
  157. aml_sd_retry_refix[983]:delay = 0x0,gadjust =0x2000
  158. [mmc_startup] mmc refix success
  159. init_part() 297: PART_TYPE_AML
  160. [mmc_init] mmc init success
  161. start dts,buffer=00000000d3e24620,dt_addr=00000000d3e24620
  162. get_partition_from_dts() 71: ret 0
  163. parts: 17
  164. 00: logo 0000000000800000 1
  165. 01: recovery 0000000001800000 1
  166. 02: misc 0000000000800000 1
  167. 03: dtbo 0000000000800000 1
  168. 04: cri_data 0000000000800000 2
  169. 05: param 0000000001000000 2
  170. 06: boot 0000000001000000 1
  171. set has_boot_slot = 0
  172. 07: rsv 0000000001000000 1
  173. 08: metadata 0000000001000000 1
  174. 09: vbmeta 0000000000200000 1
  175. 10: tee 0000000002000000 1
  176. 11: vendor 0000000010000000 1
  177. 12: odm 0000000008000000 1
  178. 13: system 0000000050000000 1
  179. 14: product 0000000008000000 1
  180. 15: cache 0000000046000000 2
  181. 16: data ffffffffffffffff 4
  182. init_part() 297: PART_TYPE_AML
  183. eMMC/TSD partition table have been checked OK!
  184. crc32_s:0x1577dad == storage crc_pattern:0x1577dad!!!
  185. crc32_s:0xee152b83 == storage crc_pattern:0xee152b83!!!
  186. crc32_s:0x79f50f07 == storage crc_pattern:0x79f50f07!!!
  187. mmc env offset: 0x4d400000
  188. In: serial
  189. Out: serial
  190. Err: serial
  191. reboot_mode=cold_boot
  192. [store]To run cmd[emmc dtb_read 0x1000000 0x40000]
  193. _verify_dtb_checksum()-3406: calc ffb5c9ab, store ffb5c9ab
  194. _verify_dtb_checksum()-3406: calc ffb5c9ab, store ffb5c9ab
  195. dtb_read()-3623: total valid 2
  196. update_old_dtb()-3604: do nothing
  197. aml_i2c_init_port init regs for 0
  198. fusb302_init: Device ID: 0x91
  199. CC connected in 0 as UFP
  200. fusb302 detect chip.port_num = 0
  201. amlkey_init() enter!
  202. [EFUSE_MSG]keynum is 1
  203. vpu: clk_level in dts: 7
  204. vpu: vpu_power_on
  205. vpu: set clk: 666667000Hz, readback: 666666667Hz(0x100)
  206. vpu: vpu_module_init_config
  207. vpp: vpp_init
  208. vpp: g12a/b osd1 matrix rgb2yuv ..............
  209. vpp: g12a/b osd2 matrix rgb2yuv..............
  210. vpp: g12a/b osd3 matrix rgb2yuv..............
  211. cvbs: cpuid:0x29
  212. lcd: detect mode: tablet, key_valid: 0
  213. lcd: load config from dts
  214. lcd: pinctrl_version: 2
  215. lcd: use panel_type=lcd_1
  216. lcd: bl: pinctrl_version: 2
  217. lcd: bl: name: backlight_pwm, method: 1
  218. lcd: bl: aml_bl_power_ctrl: 0
  219. Net: dwmac.ff3f0000amlkey_init() enter!
  220. amlkey_init() 71: already init!
  221. [EFUSE_MSG]keynum is 1
  222. MACADDR:02:00:00:1c:05:01(from chipid)
  223.  
  224. CONFIG_AVB2:
  225. Start read misc partition datas!
  226. info->magic =
  227. info->version_major = 1
  228. info->version_minor = 0
  229. info->slots[0].priority = 15
  230. info->slots[0].tries_remaining = 7
  231. info->slots[0].successful_boot = 0
  232. info->slots[1].priority = 14
  233. info->slots[1].tries_remaining = 7
  234. info->slots[1].successful_boot = 0
  235. info->crc32 = -1075449479
  236. active slot = 0
  237. wipe_data=successful
  238. wipe_cache=successful
  239. upgrade_step=2
  240. reboot_mode:::: cold_boot
  241.  
  242.  
  243. lcd: error: outputmode[576cvbs] is not support
  244. hpd_state=0
  245. edid preferred_mode is <NULL>[0]
  246. hdr mode is 0
  247. dv mode is ver:0 len: 0
  248. hdr10+ mode is 0
  249. [OSD]load fb addr from dts:/meson-fb
  250. [OSD]set initrd_high: 0x7f800000
  251. [OSD]fb_addr for logo: 0x7f800000
  252. [OSD]load fb addr from dts:/meson-fb
  253. [OSD]fb_addr for logo: 0x7f800000
  254. [OSD]VPP_OFIFO_SIZE:0xfff01fff
  255. [CANVAS]canvas init
  256. [CANVAS]addr=0x7f800000 width=3840, height=2160
  257. [OSD]osd_hw.free_dst_data: 0,719,0,575
  258. [OSD]osd1_update_disp_freescale_enable
  259. vpp: vpp_matrix_update: 2
  260. cvbs performance type = 9, table = 0
  261. cvbs_config_hdmipll_g12a
  262. cvbs_set_vid2_clk
  263. vpp: sdr_mode = 2
  264. vpp: Rx hdr_info.hdr_sup_eotf_smpte_st_2084 = 0
  265. normal power on
  266. boot wol: disable
  267. saradc: 0x288, hw_ver: 0x31
  268.  
  269.  
  270. gpio: pin GPIOAO_7 (gpio 7) value is 1
  271. port mode is usb3.0
  272. Command: bcb uboot-command
  273. Start read misc partition datas!
  274. BCB hasn't any datas,exit!
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement