Advertisement
Guest User

Untitled

a guest
Dec 3rd, 2021
65
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 1.47 KB | None | 0 0
  1. Warn : gdb services need one or more targets defined
  2.  
  3.  
  4. __ _ __ _ __
  5. / / (_) /____ | |/_/
  6. / /__/ / __/ -_)> <
  7. /____/_/\__/\__/_/|_|
  8. Build your hardware, easily!
  9.  
  10. (c) Copyright 2012-2021 Enjoy-Digital
  11. (c) Copyright 2007-2015 M-Labs
  12.  
  13. BIOS built on Jan 1 1980 00:00:00
  14. BIOS CRC passed (6b006b76)
  15.  
  16. Migen git sha1: 9a0be7a
  17. LiteX git sha1: d9c44c46
  18.  
  19. --=============== SoC ==================--
  20. CPU: VexRiscv SMP-LINUX @ 60MHz
  21. BUS: WISHBONE 32-bit @ 4GiB
  22. CSR: 32-bit data
  23. ROM: 64KiB
  24. SRAM: 8KiB
  25. L2: 0KiB
  26. SDRAM: 131072KiB 16-bit @ 240MT/s (CL-6 CWL-5)
  27.  
  28. --========== Initialization ============--
  29. Ethernet init...
  30. Initializing SDRAM @0x40000000...
  31. Switching SDRAM to software control.
  32. Read leveling:
  33. m0, b00: |11100000| delays: 02+-01
  34. m0, b01: |00000000| delays: -
  35. m0, b02: |00000000| delays: -
  36. m0, b03: |00000000| delays: -
  37. best: m0, b00 delays: 01+-01
  38. m1, b00: |11100000| delays: 02+-01
  39. m1, b01: |00000000| delays: -
  40. m1, b02: |00000000| delays: 00+-00
  41. m1, b03: |00000000| delays: -
  42. best: m1, b00 delays: 01+-01
  43. Switching SDRAM to hardware control.
  44. Memtest at 0x40000000 (2.0MiB)...
  45. Write: 0x40000000-0x40200000 2.0MiB
  46. Read: 0x40000000-0x40200000 2.0MiB
  47. bus errors: 2/256
  48. addr errors: 32/8192
  49. data errors: 524279/524288
  50. Memtest KO
  51. Memory initialization failed
  52.  
  53. --============= Console ================--
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement