Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- Warn : gdb services need one or more targets defined
- __ _ __ _ __
- / / (_) /____ | |/_/
- / /__/ / __/ -_)> <
- /____/_/\__/\__/_/|_|
- Build your hardware, easily!
- (c) Copyright 2012-2021 Enjoy-Digital
- (c) Copyright 2007-2015 M-Labs
- BIOS built on Jan 1 1980 00:00:00
- BIOS CRC passed (6b006b76)
- Migen git sha1: 9a0be7a
- LiteX git sha1: d9c44c46
- --=============== SoC ==================--
- CPU: VexRiscv SMP-LINUX @ 60MHz
- BUS: WISHBONE 32-bit @ 4GiB
- CSR: 32-bit data
- ROM: 64KiB
- SRAM: 8KiB
- L2: 0KiB
- SDRAM: 131072KiB 16-bit @ 240MT/s (CL-6 CWL-5)
- --========== Initialization ============--
- Ethernet init...
- Initializing SDRAM @0x40000000...
- Switching SDRAM to software control.
- Read leveling:
- m0, b00: |11100000| delays: 02+-01
- m0, b01: |00000000| delays: -
- m0, b02: |00000000| delays: -
- m0, b03: |00000000| delays: -
- best: m0, b00 delays: 01+-01
- m1, b00: |11100000| delays: 02+-01
- m1, b01: |00000000| delays: -
- m1, b02: |00000000| delays: 00+-00
- m1, b03: |00000000| delays: -
- best: m1, b00 delays: 01+-01
- Switching SDRAM to hardware control.
- Memtest at 0x40000000 (2.0MiB)...
- Write: 0x40000000-0x40200000 2.0MiB
- Read: 0x40000000-0x40200000 2.0MiB
- bus errors: 2/256
- addr errors: 32/8192
- data errors: 524279/524288
- Memtest KO
- Memory initialization failed
- --============= Console ================--
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement