Advertisement
Guest User

Untitled

a guest
Mar 9th, 2018
266
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 1.06 KB | None | 0 0
  1. [ TEST STARTED ]
  2. ->Start time: Fri Mar 9 14:39:34 2018
  3.  
  4. ->Device: LimeSDR Mini, media=USB 3, module=FT601, serial=1D393786C41058, index=0
  5. Serial Number: 1D393786C41058
  6.  
  7. [ Clock Network Test ]
  8. ->REF clock test
  9. Test results: 42747; 55944; 3605 - PASSED
  10. ->VCTCXO test
  11. Results : 6711028 (min); 6711192 (max) - PASSED
  12. ->Clock Network Test PASSED
  13.  
  14. [ FPGA EEPROM Test ]
  15. ->Read EEPROM
  16. data: 18 01 22 18 01 22 3
  17. ->FPGA EEPROM Test PASSED
  18.  
  19. [ LMS7002M Test ]
  20. ->Perform Registers Test
  21. ->External Reset line test
  22. Reg 0x20: Write value 0xFFFD, Read value 0xFFFD
  23. Reg 0x20: value after reset 0x0FFFF
  24. ->LMS7002M Test PASSED
  25.  
  26. [ RF Loopback Test ]
  27. ->Configure LMS
  28. ->Run Tests (TX_2 -> LNA_W):
  29. ->On board loopback test:
  30. Test 1:(SXR=1000.0MHz, SXT=1005.0MHz, TXPAD=8): Result:(-16.7 dBFS, 5.00 MHz) - PASSED
  31. ->Configure LMS
  32. ->Run Tests (TX_1 -> LNA_H):
  33. ->On board loopback test:
  34. Test 1:(SXR=2100.0MHz, SXT=2105.0MHz, TXPAD=8): Result:(-17.7 dBFS, 5.00 MHz) - PASSED
  35. ->RF Loopback Test PASSED
  36.  
  37. => Board tests PASSED <=
  38.  
  39. Elapsed time: 4.43 seconds
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement