signed_mult_simple.v

module mult_signed_assign(in1, in2, out);
   input signed [3:0] in1;
   input signed [3:0] in2;
   output signed [7:0] out;

   assign out = in1*in2;

endmodule