Guest User

Untitled

a guest
May 1st, 2020
46
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
Diff 1.78 KB | None | 0 0
  1. diff --git a/drivers/clk/meson/meson8b.c b/drivers/clk/meson/meson8b.c
  2. index 95678a2b017c..d7cc14f31ce9 100644
  3. --- a/drivers/clk/meson/meson8b.c
  4. +++ b/drivers/clk/meson/meson8b.c
  5. @@ -1968,6 +1968,13 @@ static const struct pll_params_table meson8m2_gp_pll_params_table[] = {
  6.     { /* sentinel */ },
  7.  };
  8.  
  9. +static const struct reg_sequence meson8m2_gp_pll_init_regs[] = {
  10. +   { .reg = HHI_GP_PLL_CNTL2,  .def = 0x59c88000 },
  11. +   { .reg = HHI_GP_PLL_CNTL3,  .def = 0xca463823 },
  12. +   { .reg = HHI_GP_PLL_CNTL4,  .def = 0x0286a027 },
  13. +   { .reg = HHI_GP_PLL_CNTL5,  .def = 0x00003000 },
  14. +};
  15. +
  16.  static struct clk_regmap meson8m2_gp_pll_dco = {
  17.     .data = &(struct meson_clk_pll_data){
  18.         .en = {
  19. @@ -1996,6 +2003,8 @@ static struct clk_regmap meson8m2_gp_pll_dco = {
  20.             .width   = 1,
  21.         },
  22.         .table = meson8m2_gp_pll_params_table,
  23. +       .init_regs = meson8m2_gp_pll_init_regs,
  24. +       .init_count = ARRAY_SIZE(meson8m2_gp_pll_init_regs),
  25.     },
  26.     .hw.init = &(struct clk_init_data){
  27.         .name = "gp_pll_dco",
  28. diff --git a/drivers/clk/meson/meson8b.h b/drivers/clk/meson/meson8b.h
  29. index 46c5dadc74e6..2569f3431fbe 100644
  30. --- a/drivers/clk/meson/meson8b.h
  31. +++ b/drivers/clk/meson/meson8b.h
  32. @@ -20,6 +20,10 @@
  33.   * [0] http://dn.odroid.com/S805/Datasheet/S805_Datasheet%20V0.8%2020150126.pdf
  34.   */
  35.  #define HHI_GP_PLL_CNTL            0x40  /* 0x10 offset in data sheet */
  36. +#define HHI_GP_PLL_CNTL2       0x44  /* 0x11 offset in data sheet */
  37. +#define HHI_GP_PLL_CNTL3       0x48  /* 0x12 offset in data sheet */
  38. +#define HHI_GP_PLL_CNTL4       0x4C  /* 0x13 offset in data sheet */
  39. +#define HHI_GP_PLL_CNTL5       0x50  /* 0x14 offset in data sheet */
  40.  #define HHI_VIID_CLK_DIV       0x128 /* 0x4a offset in data sheet */
  41.  #define HHI_VIID_CLK_CNTL      0x12c /* 0x4b offset in data sheet */
  42.  #define HHI_GCLK_MPEG0         0x140 /* 0x50 offset in data sheet */
Add Comment
Please, Sign In to add comment