API tools faq
paste
Advertisement
Guest User

lamplightmelody

a guest
Aug 21st, 2017
92
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 13.60 KB | None | 0 0
raw download clone embed print report
  1. PGETBL_CTL: 0x00000008
  2. GEN6_INSTDONE_1: 0xfffffffe
  3. GEN6_INSTDONE_2: 0xffffffff
  4. CPU_VGACNTRL: 0x80000000 (disabled)
  5. DIGITAL_PORT_HOTPLUG_CNTRL: 0x00000000
  6. RR_HW_CTL: 0x00000000 (low 0, high 0)
  7. FDI_PLL_BIOS_0: 0x082b3019
  8. FDI_PLL_BIOS_1: 0x00000000
  9. FDI_PLL_BIOS_2: 0x00000000
  10. DISPLAY_PORT_PLL_BIOS_0: 0x0807012b
  11. DISPLAY_PORT_PLL_BIOS_1: 0x00000000
  12. DISPLAY_PORT_PLL_BIOS_2: 0x00000000
  13. FDI_PLL_FREQ_CTL: 0x00053687
  14. PIPEACONF: 0xc0000050 (enabled, active, pf-pd, rotate 0, 6bpc)
  15. HTOTAL_A: 0x05970555 (1366 active, 1432 total)
  16. HBLANK_A: 0x05970555 (1366 start, 1432 end)
  17. HSYNC_A: 0x058d0575 (1398 start, 1422 end)
  18. VTOTAL_A: 0x032502ff (768 active, 806 total)
  19. VBLANK_A: 0x032502ff (768 start, 806 end)
  20. VSYNC_A: 0x03060302 (771 start, 775 end)
  21. VSYNCSHIFT_A: 0x00000000
  22. PIPEASRC: 0x055502ff (1366, 768)
  23. PIPEA_DATA_M1: 0x7e1308a8 (TU 64, val 0x1308a8 1247400)
  24. PIPEA_DATA_N1: 0x0020f580 (val 0x20f580 2160000)
  25. PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  26. PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
  27. PIPEA_LINK_M1: 0x00010eb4 (val 0x10eb4 69300)
  28. PIPEA_LINK_N1: 0x00041eb0 (val 0x41eb0 270000)
  29. PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
  30. PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
  31. DSPACNTR: 0xd8004400 (enabled)
  32. DSPABASE: 0x00000000
  33. DSPASTRIDE: 0x00001600 (88)
  34. DSPASURF: 0x04032000
  35. DSPATILEOFF: 0x00000000 (0, 0)
  36. PIPEBCONF: 0x00000000 (disabled, inactive, pf-pd, rotate 0, 8bpc)
  37. HTOTAL_B: 0x031f027f (640 active, 800 total)
  38. HBLANK_B: 0x03170287 (648 start, 792 end)
  39. HSYNC_B: 0x02ef028f (656 start, 752 end)
  40. VTOTAL_B: 0x020c01df (480 active, 525 total)
  41. VBLANK_B: 0x00000000 (1 start, 1 end)
  42. VSYNC_B: 0x01eb01e9 (490 start, 492 end)
  43. VSYNCSHIFT_B: 0x00000000
  44. PIPEBSRC: 0x027f01df (640, 480)
  45. PIPEB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
  46. PIPEB_DATA_N1: 0x00000000 (val 0x0 0)
  47. PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  48. PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
  49. PIPEB_LINK_M1: 0x00000000 (val 0x0 0)
  50. PIPEB_LINK_N1: 0x00000000 (val 0x0 0)
  51. PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
  52. PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
  53. DSPBCNTR: 0x00000000 (disabled)
  54. DSPBBASE: 0x00000000
  55. DSPBSTRIDE: 0x00000000 (0)
  56. DSPBSURF: 0x00000000
  57. DSPBTILEOFF: 0x00000000 (0, 0)
  58. PIPECCONF: 0x00000000 (disabled, inactive, pf-pd, rotate 0, 8bpc)
  59. HTOTAL_C: 0x00000000 (1 active, 1 total)
  60. HBLANK_C: 0x00000000 (1 start, 1 end)
  61. HSYNC_C: 0x00000000 (1 start, 1 end)
  62. VTOTAL_C: 0x00000000 (1 active, 1 total)
  63. VBLANK_C: 0x00000000 (1 start, 1 end)
  64. VSYNC_C: 0x00000000 (1 start, 1 end)
  65. VSYNCSHIFT_C: 0x00000000
  66. PIPECSRC: 0x00000000 (1, 1)
  67. PIPEC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
  68. PIPEC_DATA_N1: 0x00000000 (val 0x0 0)
  69. PIPEC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  70. PIPEC_DATA_N2: 0x00000000 (val 0x0 0)
  71. PIPEC_LINK_M1: 0x00000000 (val 0x0 0)
  72. PIPEC_LINK_N1: 0x00000000 (val 0x0 0)
  73. PIPEC_LINK_M2: 0x00000000 (val 0x0 0)
  74. PIPEC_LINK_N2: 0x00000000 (val 0x0 0)
  75. DSPCCNTR: 0x00000000 (disabled)
  76. DSPCBASE: 0x00000000
  77. DSPCSTRIDE: 0x00000000 (0)
  78. DSPCSURF: 0x00000000
  79. DSPCTILEOFF: 0x00000000 (0, 0)
  80. PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
  81. PFA_CTL_2: 0x00007e80 (vscale 0.988281)
  82. PFA_CTL_3: 0x00003f40 (vscale initial phase 0.494141)
  83. PFA_CTL_4: 0x00007d54 (hscale 0.979126)
  84. PFA_WIN_POS: 0x00000000 (0, 0)
  85. PFA_WIN_SIZE: 0x00000000 (0, 0)
  86. PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
  87. PFB_CTL_2: 0x00000000 (vscale 0.000000)
  88. PFB_CTL_3: 0x00000000 (vscale initial phase 0.000000)
  89. PFB_CTL_4: 0x00000000 (hscale 0.000000)
  90. PFB_WIN_POS: 0x00000000 (0, 0)
  91. PFB_WIN_SIZE: 0x00000000 (0, 0)
  92. PFC_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
  93. PFC_CTL_2: 0x00000000 (vscale 0.000000)
  94. PFC_CTL_3: 0x00000000 (vscale initial phase 0.000000)
  95. PFC_CTL_4: 0x00000000 (hscale 0.000000)
  96. PFC_WIN_POS: 0x00000000 (0, 0)
  97. PFC_WIN_SIZE: 0x00000000 (0, 0)
  98. PCH_DREF_CONTROL: 0x00001400 (cpu source disable, ssc_source enable, nonspread_source enable, superspread_source disable, ssc4_mode downspread, ssc1 disable, ssc4 disable)
  99. PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
  100. PCH_DPLL_TMR_CFG: 0x0271186a
  101. PCH_SSC4_PARMS: 0x00000000
  102. PCH_SSC4_AUX_PARMS: 0x00000000
  103. PCH_DPLL_SEL: 0x00000000 (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
  104. PCH_DPLL_ANALOG_CTL: 0x00008000
  105. PCH_DPLL_A: 0x88046004 (enable, sdvo high speed no, mode LVDS, p2 Div 14, FPA0 P1 3, FPA1 P1 3, refclk SSC, sdvo/hdmi mul 1)
  106. PCH_DPLL_B: 0x04800080 (disable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 8, FPA1 P1 8, refclk default 120Mhz, sdvo/hdmi mul 1)
  107. PCH_FPA0: 0x00021005 (n = 2, m1 = 16, m2 = 5)
  108. PCH_FPA1: 0x00021005 (n = 2, m1 = 16, m2 = 5)
  109. PCH_FPB0: 0x00030f07 (n = 3, m1 = 15, m2 = 7)
  110. PCH_FPB1: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
  111. TRANS_HTOTAL_A: 0x05970555 (1366 active, 1432 total)
  112. TRANS_HBLANK_A: 0x05970555 (1366 start, 1432 end)
  113. TRANS_HSYNC_A: 0x058d0575 (1398 start, 1422 end)
  114. TRANS_VTOTAL_A: 0x032502ff (768 active, 806 total)
  115. TRANS_VBLANK_A: 0x032502ff (768 start, 806 end)
  116. TRANS_VSYNC_A: 0x03060302 (771 start, 775 end)
  117. TRANS_VSYNCSHIFT_A: 0x00000000
  118. TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
  119. TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
  120. TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  121. TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
  122. TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
  123. TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
  124. TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
  125. TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
  126. TRANS_HTOTAL_B: 0x031f027f (640 active, 800 total)
  127. TRANS_HBLANK_B: 0x03170287 (648 start, 792 end)
  128. TRANS_HSYNC_B: 0x02ef028f (656 start, 752 end)
  129. TRANS_VTOTAL_B: 0x020c01df (480 active, 525 total)
  130. TRANS_VBLANK_B: 0x020401e7 (488 start, 517 end)
  131. TRANS_VSYNC_B: 0x01eb01e9 (490 start, 492 end)
  132. TRANS_VSYNCSHIFT_B: 0x00000000
  133. TRANSB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
  134. TRANSB_DATA_N1: 0x00000000 (val 0x0 0)
  135. TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  136. TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
  137. TRANSB_DP_LINK_M1: 0x00000000 (val 0x0 0)
  138. TRANSB_DP_LINK_N1: 0x00000000 (val 0x0 0)
  139. TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
  140. TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
  141. TRANS_HTOTAL_C: 0x00000000 (1 active, 1 total)
  142. TRANS_HBLANK_C: 0x00000000 (1 start, 1 end)
  143. TRANS_HSYNC_C: 0x00000000 (1 start, 1 end)
  144. TRANS_VTOTAL_C: 0x00000000 (1 active, 1 total)
  145. TRANS_VBLANK_C: 0x00000044 (69 start, 1 end)
  146. TRANS_VSYNC_C: 0x00000000 (1 start, 1 end)
  147. TRANS_VSYNCSHIFT_C: 0x00000000
  148. TRANSC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
  149. TRANSC_DATA_N1: 0x00000000 (val 0x0 0)
  150. TRANSC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
  151. TRANSC_DATA_N2: 0x00000000 (val 0x0 0)
  152. TRANSC_DP_LINK_M1: 0x00000000 (val 0x0 0)
  153. TRANSC_DP_LINK_N1: 0x00000000 (val 0x0 0)
  154. TRANSC_DP_LINK_M2: 0x00000000 (val 0x0 0)
  155. TRANSC_DP_LINK_N2: 0x00000000 (val 0x0 0)
  156. TRANSACONF: 0xc0000040 (enable, active, progressive)
  157. TRANSBCONF: 0x00000000 (disable, inactive, progressive)
  158. TRANSCCONF: 0x00000000 (disable, inactive, progressive)
  159. FDI_TXA_CTL: 0xb0044000 (enable, train pattern not train, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
  160. FDI_TXB_CTL: 0x001c4000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X4, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
  161. FDI_TXC_CTL: 0x00000000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing disable, FDI PLL disable, scrambing enable, master mode disable)
  162. FDI_RXA_CTL: 0xb0022050 (enable, train pattern not train, port width X1, 6bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL enable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, PCDClk)
  163. FDI_RXB_CTL: 0x00000040 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, RawClk)
  164. FDI_RXC_CTL: 0x00000000 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing disable, RawClk)
  165. FDI_RXA_MISC: 0x00000080 (FDI Delay 128)
  166. FDI_RXB_MISC: 0x00000080 (FDI Delay 128)
  167. FDI_RXC_MISC: 0x00000000 (FDI Delay 0)
  168. FDI_RXA_TUSIZE1: 0x7e000000
  169. FDI_RXA_TUSIZE2: 0x7e000000
  170. FDI_RXB_TUSIZE1: 0x7e000000
  171. FDI_RXB_TUSIZE2: 0x7e000000
  172. FDI_RXC_TUSIZE1: 0x00000000
  173. FDI_RXC_TUSIZE2: 0x00000000
  174. FDI_PLL_CTL_1: 0x33505248
  175. FDI_PLL_CTL_2: 0x00000000
  176. FDI_RXA_IIR: 0x00000000
  177. FDI_RXA_IMR: 0x000000ff
  178. FDI_RXB_IIR: 0x00000000
  179. FDI_RXB_IMR: 0x000000ff
  180. PCH_ADPA: 0x00f40018 (disabled, transcoder A, +hsync, +vsync)
  181. HDMIB: 0x0000089c (disabled pipe A 8bpc TMDS DVI audio disabled +vsync +hsync detected)
  182. HDMIC: 0x00000018 (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync non-detected)
  183. HDMID: 0x00000018 (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync non-detected)
  184. PCH_LVDS: 0x80308302 (enabled, pipe A, 18 bit, 1 channel)
  185. CPU_eDP_A: 0x00000018
  186. PCH_DP_B: 0x0000001c
  187. PCH_DP_C: 0x00000018
  188. PCH_DP_D: 0x00000018
  189. TRANS_DP_CTL_A: 0x00000000 (enabled, pipe A, 18 bit, 1 channel)
  190. TRANS_DP_CTL_B: 0x00000000 (enabled, pipe A, 18 bit, 1 channel)
  191. TRANS_DP_CTL_C: 0x00000000 (enabled, pipe A, 18 bit, 1 channel)
  192. BLC_PWM_CPU_CTL2: 0x80000000
  193. BLC_PWM_CPU_CTL: 0x00001312
  194. BLC_PWM_PCH_CTL1: 0x80000000
  195. BLC_PWM_PCH_CTL2: 0x13121312
  196. PCH_PP_STATUS: 0xc0000008 (on, ready, sequencing idle)
  197. PCH_PP_CONTROL: 0xabcd0003 (blacklight disabled, power down on reset, panel on)
  198. PCH_PP_ON_DELAYS: 0x00640bb8
  199. PCH_PP_OFF_DELAYS: 0x006407d0
  200. PCH_PP_DIVISOR: 0x00186905
  201. PORT_DBG: 0x00000000 (HW DRRS off)
  202. RC6_RESIDENCY_TIME: 0xffffffff
  203. RC6p_RESIDENCY_TIME: 0xffffffff
  204. RC6pp_RESIDENCY_TIME: 0xffffffff
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!