testbench

module test9999;
     reg clk;
    wire [7:0] q;

    johnson_cnt bla(clk,q);
    initial
        clk =1'b0;

    always
        #10 clk = ~clk;

endmodule