Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- ADC not ready 0 ADC error threshold 10 ADC Init 1
- === Move ===
- DMs created 40, maxWait 0ms, bed compensation in use: none, comp offset 0.000
- === DDARing ===
- Scheduled moves 0, completed moves 0, hiccups 0, stepErrors 0, LaErrors 0, Underruns [0, 0, 0], CDDA state -1
- === Heat ===
- Bed heaters = 0, chamberHeaters = -1
- === GCodes ===
- Segments left: 0
- Movement lock held by null
- HTTP* is doing "M122" in state(s) 0
- Telnet is idle in state(s) 0
- File is idle in state(s) 0
- USB is idle in state(s) 0
- Aux is idle in state(s) 0
- Trigger* is idle in state(s) 0
- Queue is idle in state(s) 0
- SBC is idle in state(s) 0
- Daemon is idle in state(s) 0
- Autopause is idle in state(s) 0
- Code queue is empty.
- === SBC interface ===
- State: 4, failed transfers: 0, checksum errors: 0
- Last transfer: 9ms ago
- RX/TX seq numbers: 3942/3942
- SPI underruns 0, overruns 0
- CRC errors header 0, data 0
- Disconnects: 0, timeouts: 0, IAP RAM available 0x00500
- Buffer RX/TX: 0/0-0
- === Duet Control Server ===
- Duet Control Server v3.3.0
- Code buffer space: 2048
- Configured SPI speed: 8000000Hz
- Full transfers per second: 33.52, max wait times: 9.5ms/0.0ms
- Codes per second: 0.38
- Maximum length of RX/TX data transfers: 2588/968
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement