Advertisement
boelle11

Untitled

Jan 8th, 2022
23
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 1.19 KB | None | 0 0
  1. ADC not ready 0 ADC error threshold 10 ADC Init 1
  2. === Move ===
  3. DMs created 40, maxWait 0ms, bed compensation in use: none, comp offset 0.000
  4. === DDARing ===
  5. Scheduled moves 0, completed moves 0, hiccups 0, stepErrors 0, LaErrors 0, Underruns [0, 0, 0], CDDA state -1
  6. === Heat ===
  7. Bed heaters = 0, chamberHeaters = -1
  8. === GCodes ===
  9. Segments left: 0
  10. Movement lock held by null
  11. HTTP* is doing "M122" in state(s) 0
  12. Telnet is idle in state(s) 0
  13. File is idle in state(s) 0
  14. USB is idle in state(s) 0
  15. Aux is idle in state(s) 0
  16. Trigger* is idle in state(s) 0
  17. Queue is idle in state(s) 0
  18. SBC is idle in state(s) 0
  19. Daemon is idle in state(s) 0
  20. Autopause is idle in state(s) 0
  21. Code queue is empty.
  22. === SBC interface ===
  23. State: 4, failed transfers: 0, checksum errors: 0
  24. Last transfer: 9ms ago
  25. RX/TX seq numbers: 3942/3942
  26. SPI underruns 0, overruns 0
  27. CRC errors header 0, data 0
  28. Disconnects: 0, timeouts: 0, IAP RAM available 0x00500
  29. Buffer RX/TX: 0/0-0
  30. === Duet Control Server ===
  31. Duet Control Server v3.3.0
  32. Code buffer space: 2048
  33. Configured SPI speed: 8000000Hz
  34. Full transfers per second: 33.52, max wait times: 9.5ms/0.0ms
  35. Codes per second: 0.38
  36. Maximum length of RX/TX data transfers: 2588/968
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement