Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- from litex.gen import *
- from litex.soc.interconnect.stream import *
- from litejpeg.core.common import *
- from litejpeg.core.huffman.tablebuilder import build_huffman_rom_tables
- def dc_rom(self,address,data_out_size,data_out_code):
- code, size = build_huffman_rom_tables(
- '/home/ishan/gsoc/environment/litejpeg-master/litejpeg/core/huffman/dc_rom.csv')
- rom_code_size = len(code)
- rom_code = Memory(16, rom_code_size, init=code)
- rom_code_port = rom_code.get_port(async_read=True)
- self.specials += rom_code, rom_code_port
- rom_depth = len(size)
- rom_size = Memory(4, rom_depth, init=size)
- rom_size_port = rom_size.get_port(async_read=True)
- self.specials += rom_size, rom_size_port
- raddr = Signal(4)
- self.sync += raddr.eq(address)
- self.comb += [
- rom_code_port.adr.eq(raddr),
- data_out_code.eq(rom_code_port.dat_r),
- rom_size_port.adr.eq(raddr),
- data_out_size.eq(rom_size_port.dat_r)
- ]
Add Comment
Please, Sign In to add comment