Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- objdump -d a.out
- a.out: file format elf64-powerpcle
- Disassembly of section .init:
- 00000000000005c0 <00000036.plt_call.__gmon_start__>:
- 5c0: 18 00 41 f8 std r2,24(r1)
- 5c4: ff ff 82 3d addis r12,r2,-1
- 5c8: f0 7f 8c e9 ld r12,32752(r12)
- 5cc: a6 03 89 7d mtctr r12
- 5d0: 20 04 80 4e bctr
- 00000000000005d4 <_init>:
- 5d4: 02 00 4c 3c addis r2,r12,2
- 5d8: 2c 79 42 38 addi r2,r2,31020
- 5dc: a6 02 08 7c mflr r0
- 5e0: 10 00 01 f8 std r0,16(r1)
- 5e4: a1 ff 21 f8 stdu r1,-96(r1)
- 5e8: 00 00 00 60 nop
- 5ec: 08 80 02 e8 ld r0,-32760(r2)
- 5f0: 00 00 a0 2f cmpdi cr7,r0,0
- 5f4: 0c 00 fe 41 beq+ cr7,600 <_init+0x2c>
- 5f8: c9 ff ff 4b bl 5c0 <00000036.plt_call.__gmon_start__>
- 5fc: 18 00 41 e8 ld r2,24(r1)
- 600: 60 00 21 38 addi r1,r1,96
- 604: 10 00 01 e8 ld r0,16(r1)
- 608: a6 03 08 7c mtlr r0
- 60c: 20 00 80 4e blr
- Disassembly of section .text:
- 0000000000000620 <00000018.plt_call.__libc_start_main@@GLIBC_2.17>:
- 620: 18 00 41 f8 std r2,24(r1)
- 624: ff ff 82 3d addis r12,r2,-1
- 628: e0 7f 8c e9 ld r12,32736(r12)
- 62c: a6 03 89 7d mtctr r12
- 630: 20 04 80 4e bctr
- 0000000000000634 <00000018.plt_call.__stack_chk_fail@@GLIBC_2.17>:
- 634: 18 00 41 f8 std r2,24(r1)
- 638: ff ff 82 3d addis r12,r2,-1
- 63c: e8 7f 8c e9 ld r12,32744(r12)
- 640: a6 03 89 7d mtctr r12
- 644: 20 04 80 4e bctr
- 0000000000000648 <00000018.plt_call.printf@@GLIBC_2.17>:
- 648: 18 00 41 f8 std r2,24(r1)
- 64c: ff ff 82 3d addis r12,r2,-1
- 650: f8 7f 8c e9 ld r12,32760(r12)
- 654: a6 03 89 7d mtctr r12
- 658: 20 04 80 4e bctr
- 000000000000065c <_start>:
- 65c: 02 00 4c 3c addis r2,r12,2
- 660: a4 78 42 38 addi r2,r2,30884
- 664: 78 0b 29 7c mr r9,r1
- 668: e4 06 21 78 rldicr r1,r1,0,59
- 66c: 00 00 00 38 li r0,0
- 670: 81 ff 21 f8 stdu r1,-128(r1)
- 674: a6 03 08 7c mtlr r0
- 678: 00 00 01 f8 std r0,0(r1)
- 67c: 10 80 02 e9 ld r8,-32752(r2)
- 680: a0 ff ff 4b b 620 <00000018.plt_call.__libc_start_main@@GLIBC_2.17>
- 684: 00 00 00 60 nop
- ...
- 690: 40 20 0c 00 .long 0xc2040
- 694: 2c 00 00 00 .long 0x2c
- 698: 06 00 5f 73 andi. r31,r26,6
- 69c: 74 61 72 74 andis. r18,r3,24948
- 00000000000006a0 <deregister_tm_clones>:
- 6a0: 02 00 4c 3c addis r2,r12,2
- 6a4: 60 78 42 38 addi r2,r2,30816
- 6a8: 00 00 00 60 nop
- 6ac: 00 00 00 60 nop
- 6b0: 17 81 22 39 addi r9,r2,-32489
- 6b4: 10 81 62 38 addi r3,r2,-32496
- 6b8: 50 48 23 7d subf r9,r3,r9
- 6bc: 0e 00 a9 2b cmpldi cr7,r9,14
- 6c0: 20 00 9d 4c blelr cr7
- 6c4: 00 00 00 60 nop
- 6c8: 18 80 22 e9 ld r9,-32744(r2)
- 6cc: 00 00 a9 2f cmpdi cr7,r9,0
- 6d0: 20 00 9e 4d beqlr cr7
- 6d4: a6 02 08 7c mflr r0
- 6d8: 78 4b 2c 7d mr r12,r9
- 6dc: a6 03 29 7d mtctr r9
- 6e0: 10 00 01 f8 std r0,16(r1)
- 6e4: e1 ff 21 f8 stdu r1,-32(r1)
- 6e8: 18 00 41 f8 std r2,24(r1)
- 6ec: 21 04 80 4e bctrl
- 6f0: 18 00 41 e8 ld r2,24(r1)
- 6f4: 20 00 21 38 addi r1,r1,32
- 6f8: 10 00 01 e8 ld r0,16(r1)
- 6fc: a6 03 08 7c mtlr r0
- 700: 20 00 80 4e blr
- 704: 00 00 00 60 nop
- 708: 00 00 00 60 nop
- 70c: 00 00 42 60 ori r2,r2,0
- 0000000000000710 <register_tm_clones>:
- 710: 02 00 4c 3c addis r2,r12,2
- 714: f0 77 42 38 addi r2,r2,30704
- 718: 00 00 00 60 nop
- 71c: 00 00 00 60 nop
- 720: 10 81 82 38 addi r4,r2,-32496
- 724: 10 81 62 38 addi r3,r2,-32496
- 728: 50 20 83 7c subf r4,r3,r4
- 72c: 74 1e 84 7c sradi r4,r4,3
- 730: 74 0e 84 7c sradi r4,r4,1
- 734: 95 01 84 7c addze. r4,r4
- 738: 20 00 82 4d beqlr
- 73c: 00 00 00 60 nop
- 740: 20 80 42 e9 ld r10,-32736(r2)
- 744: 00 00 aa 2f cmpdi cr7,r10,0
- 748: 20 00 9e 4d beqlr cr7
- 74c: a6 02 08 7c mflr r0
- 750: 78 53 4c 7d mr r12,r10
- 754: a6 03 49 7d mtctr r10
- 758: 10 00 01 f8 std r0,16(r1)
- 75c: e1 ff 21 f8 stdu r1,-32(r1)
- 760: 18 00 41 f8 std r2,24(r1)
- 764: 21 04 80 4e bctrl
- 768: 18 00 41 e8 ld r2,24(r1)
- 76c: 20 00 21 38 addi r1,r1,32
- 770: 10 00 01 e8 ld r0,16(r1)
- 774: a6 03 08 7c mtlr r0
- 778: 20 00 80 4e blr
- 77c: 00 00 42 60 ori r2,r2,0
- 0000000000000780 <__do_global_dtors_aux>:
- 780: 02 00 4c 3c addis r2,r12,2
- 784: 80 77 42 38 addi r2,r2,30592
- 788: 00 00 00 60 nop
- 78c: 10 81 22 89 lbz r9,-32496(r2)
- 790: 00 00 89 2f cmpwi cr7,r9,0
- 794: 20 00 9e 4c bnelr cr7
- 798: a6 02 08 7c mflr r0
- 79c: 10 00 01 f8 std r0,16(r1)
- 7a0: e1 ff 21 f8 stdu r1,-32(r1)
- 7a4: 05 ff ff 4b bl 6a8 <deregister_tm_clones+0x8>
- 7a8: 20 00 21 38 addi r1,r1,32
- 7ac: 01 00 20 39 li r9,1
- 7b0: 00 00 00 60 nop
- 7b4: 10 00 01 e8 ld r0,16(r1)
- 7b8: 10 81 22 99 stb r9,-32496(r2)
- 7bc: a6 03 08 7c mtlr r0
- 7c0: 20 00 80 4e blr
- 7c4: 00 00 00 60 nop
- 7c8: 00 00 00 60 nop
- 7cc: 00 00 42 60 ori r2,r2,0
- 00000000000007d0 <frame_dummy>:
- 7d0: 02 00 4c 3c addis r2,r12,2
- 7d4: 30 77 42 38 addi r2,r2,30512
- 7d8: ff ff 22 3d addis r9,r2,-1
- 7dc: a8 7d 29 39 addi r9,r9,32168
- 7e0: 78 4b 23 7d mr r3,r9
- 7e4: 00 00 23 e9 ld r9,0(r3)
- 7e8: 00 00 a9 2f cmpdi cr7,r9,0
- 7ec: 14 00 9e 40 bne cr7,800 <frame_dummy+0x30>
- 7f0: 28 ff ff 4b b 718 <register_tm_clones+0x8>
- 7f4: 00 00 00 60 nop
- 7f8: 00 00 00 60 nop
- 7fc: 00 00 42 60 ori r2,r2,0
- 800: 00 00 00 60 nop
- 804: 28 80 22 e9 ld r9,-32728(r2)
- 808: 00 00 a9 2f cmpdi cr7,r9,0
- 80c: e4 ff 9e 41 beq cr7,7f0 <frame_dummy+0x20>
- 810: a6 02 08 7c mflr r0
- 814: 78 4b 2c 7d mr r12,r9
- 818: a6 03 29 7d mtctr r9
- 81c: 10 00 01 f8 std r0,16(r1)
- 820: e1 ff 21 f8 stdu r1,-32(r1)
- 824: 18 00 41 f8 std r2,24(r1)
- 828: 21 04 80 4e bctrl
- 82c: 18 00 41 e8 ld r2,24(r1)
- 830: 20 00 21 38 addi r1,r1,32
- 834: 10 00 01 e8 ld r0,16(r1)
- 838: a6 03 08 7c mtlr r0
- 83c: dc fe ff 4b b 718 <register_tm_clones+0x8>
- 0000000000000840 <main>:
- 840: 02 00 4c 3c addis r2,r12,2
- 844: c0 76 42 38 addi r2,r2,30400
- 848: a6 02 08 7c mflr r0
- 84c: 10 00 01 f8 std r0,16(r1)
- 850: f8 ff e1 fb std r31,-8(r1)
- 854: 81 ff 21 f8 stdu r1,-128(r1)
- 858: 78 0b 3f 7c mr r31,r1
- 85c: f0 8f 2d e9 ld r9,-28688(r13)
- 860: 68 00 3f f9 std r9,104(r31)
- 864: 00 00 20 39 li r9,0
- 868: 02 00 20 39 li r9,2
- 86c: 64 00 3f 91 stw r9,100(r31)
- 870: 64 00 3f 39 addi r9,r31,100
- 874: 78 4b 24 7d mr r4,r9
- 878: fe ff 62 3c addis r3,r2,-2
- 87c: 80 8b 63 38 addi r3,r3,-29824
- 880: c9 fd ff 4b bl 648 <00000018.plt_call.printf@@GLIBC_2.17>
- 884: 18 00 41 e8 ld r2,24(r1)
- 888: 66 00 3f e9 lwa r9,100(r31)
- 88c: 78 4b 24 7d mr r4,r9
- 890: fe ff 62 3c addis r3,r2,-2
- 894: 90 8b 63 38 addi r3,r3,-29808
- 898: b1 fd ff 4b bl 648 <00000018.plt_call.printf@@GLIBC_2.17>
- 89c: 18 00 41 e8 ld r2,24(r1)
- 8a0: 00 00 20 39 li r9,0
- 8a4: 78 4b 23 7d mr r3,r9
- 8a8: 68 00 5f e9 ld r10,104(r31)
- 8ac: f0 8f 2d e9 ld r9,-28688(r13)
- 8b0: 40 48 aa 7f cmpld cr7,r10,r9
- 8b4: 00 00 40 39 li r10,0
- 8b8: 00 00 20 39 li r9,0
- 8bc: 0c 00 9e 41 beq cr7,8c8 <main+0x88>
- 8c0: 75 fd ff 4b bl 634 <00000018.plt_call.__stack_chk_fail@@GLIBC_2.17>
- 8c4: 18 00 41 e8 ld r2,24(r1)
- 8c8: 80 00 3f 38 addi r1,r31,128
- 8cc: 10 00 01 e8 ld r0,16(r1)
- 8d0: a6 03 08 7c mtlr r0
- 8d4: f8 ff e1 eb ld r31,-8(r1)
- 8d8: 20 00 80 4e blr
- 8dc: 00 00 00 00 .long 0x0
- 8e0: 00 09 00 01 .long 0x1000900
- 8e4: 80 01 00 01 .long 0x1000180
- 8e8: 00 00 00 60 nop
- 8ec: 00 00 00 60 nop
- 00000000000008f0 <__libc_csu_init>:
- 8f0: 02 00 4c 3c addis r2,r12,2
- 8f4: 10 76 42 38 addi r2,r2,30224
- 8f8: a6 02 08 7c mflr r0
- 8fc: d0 ff 41 fb std r26,-48(r1)
- 900: d8 ff 61 fb std r27,-40(r1)
- 904: 78 1b 7a 7c mr r26,r3
- 908: e0 ff 81 fb std r28,-32(r1)
- 90c: e8 ff a1 fb std r29,-24(r1)
- 910: ff ff a2 3f addis r29,r2,-1
- 914: 78 23 9b 7c mr r27,r4
- 918: f0 ff c1 fb std r30,-16(r1)
- 91c: f8 ff e1 fb std r31,-8(r1)
- 920: ff ff c2 3f addis r30,r2,-1
- 924: a0 7d bd 3b addi r29,r29,32160
- 928: 98 7d de 3b addi r30,r30,32152
- 92c: 78 2b bc 7c mr r28,r5
- 930: 50 e8 be 7f subf r29,r30,r29
- 934: 10 00 01 f8 std r0,16(r1)
- 938: b1 ff 21 f8 stdu r1,-80(r1)
- 93c: a1 fc ff 4b bl 5dc <_init+0x8>
- 940: 00 00 00 60 nop
- 944: 75 1e bd 7f sradi. r29,r29,3
- 948: 48 00 82 41 beq 990 <__libc_csu_init+0xa0>
- 94c: f8 ff de 3b addi r30,r30,-8
- 950: 00 00 e0 3b li r31,0
- 954: 00 00 00 60 nop
- 958: 00 00 00 60 nop
- 95c: 00 00 42 60 ori r2,r2,0
- 960: 09 00 3e e9 ldu r9,8(r30)
- 964: 78 e3 85 7f mr r5,r28
- 968: 18 00 41 f8 std r2,24(r1)
- 96c: 78 db 64 7f mr r4,r27
- 970: 78 d3 43 7f mr r3,r26
- 974: 01 00 ff 3b addi r31,r31,1
- 978: a6 03 29 7d mtctr r9
- 97c: 78 4b 2c 7d mr r12,r9
- 980: 21 04 80 4e bctrl
- 984: 18 00 41 e8 ld r2,24(r1)
- 988: 40 f8 bd 7f cmpld cr7,r29,r31
- 98c: d4 ff 9e 40 bne cr7,960 <__libc_csu_init+0x70>
- 990: 50 00 21 38 addi r1,r1,80
- 994: 10 00 01 e8 ld r0,16(r1)
- 998: d0 ff 41 eb ld r26,-48(r1)
- 99c: d8 ff 61 eb ld r27,-40(r1)
- 9a0: e0 ff 81 eb ld r28,-32(r1)
- 9a4: e8 ff a1 eb ld r29,-24(r1)
- 9a8: f0 ff c1 eb ld r30,-16(r1)
- 9ac: f8 ff e1 eb ld r31,-8(r1)
- 9b0: a6 03 08 7c mtlr r0
- 9b4: 20 00 80 4e blr
- 9b8: 00 00 00 00 .long 0x0
- 9bc: 00 00 00 01 .long 0x1000000
- 9c0: 80 06 00 00 .long 0x680
- 9c4: 00 00 00 60 nop
- 9c8: 00 00 00 60 nop
- 9cc: 00 00 42 60 ori r2,r2,0
- 00000000000009d0 <__libc_csu_fini>:
- 9d0: 20 00 80 4e blr
- ...
- 9e0: e0 f4 01 00 .long 0x1f4e0
- 9e4: 00 00 00 00 .long 0x0
- 00000000000009e8 <__glink_PLTresolve>:
- 9e8: a6 02 08 7c mflr r0
- 9ec: 05 00 9f 42 bcl 20,4*cr7+so,9f0 <__glink_PLTresolve+0x8>
- 9f0: a6 02 68 7d mflr r11
- 9f4: f0 ff 4b e8 ld r2,-16(r11)
- 9f8: a6 03 08 7c mtlr r0
- 9fc: 50 60 8b 7d subf r12,r11,r12
- a00: 14 5a 62 7d add r11,r2,r11
- a04: d0 ff 0c 38 addi r0,r12,-48
- a08: 00 00 8b e9 ld r12,0(r11)
- a0c: 82 f0 00 78 rldicl r0,r0,62,2
- a10: a6 03 89 7d mtctr r12
- a14: 08 00 6b e9 ld r11,8(r11)
- a18: 20 04 80 4e bctr
- a1c: 00 00 00 60 nop
- 0000000000000a20 <__libc_start_main@plt>:
- a20: c8 ff ff 4b b 9e8 <__glink_PLTresolve>
- 0000000000000a24 <__stack_chk_fail@plt>:
- a24: c4 ff ff 4b b 9e8 <__glink_PLTresolve>
- 0000000000000a28 <__gmon_start__@plt>:
- a28: c0 ff ff 4b b 9e8 <__glink_PLTresolve>
- 0000000000000a2c <printf@plt>:
- a2c: bc ff ff 4b b 9e8 <__glink_PLTresolve>
- Disassembly of section .fini:
- 0000000000000a30 <_fini>:
- a30: 02 00 4c 3c addis r2,r12,2
- a34: d0 74 42 38 addi r2,r2,29904
- a38: a6 02 08 7c mflr r0
- a3c: 10 00 01 f8 std r0,16(r1)
- a40: a1 ff 21 f8 stdu r1,-96(r1)
- a44: 60 00 21 38 addi r1,r1,96
- a48: 10 00 01 e8 ld r0,16(r1)
- a4c: a6 03 08 7c mtlr r0
- a50: 20 00 80 4e blr
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement