Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- /* Automatically generated by configure - do not modify! */
- #ifndef FFMPEG_CONFIG_H
- #define FFMPEG_CONFIG_H
- #define FFMPEG_CONFIGURATION "--prefix=/usr"
- #define FFMPEG_LICENSE "LGPL version 2.1 or later"
- #define CONFIG_THIS_YEAR 2015
- #define FFMPEG_DATADIR "/usr/share/ffmpeg"
- #define AVCONV_DATADIR "/usr/share/ffmpeg"
- #define CC_IDENT "gcc 4.5.2 (GCC)"
- #define av_restrict restrict
- #define EXTERN_PREFIX ""
- #define EXTERN_ASM
- #define BUILDSUF ""
- #define SLIBSUF ".so"
- #define HAVE_MMX2 HAVE_MMXEXT
- #define SWS_MAX_FILTER_SIZE 256
- #define ARCH_AARCH64 0
- #define ARCH_ALPHA 0
- #define ARCH_ARM 0
- #define ARCH_AVR32 0
- #define ARCH_AVR32_AP 0
- #define ARCH_AVR32_UC 0
- #define ARCH_BFIN 0
- #define ARCH_IA64 0
- #define ARCH_M68K 0
- #define ARCH_MIPS 0
- #define ARCH_MIPS64 0
- #define ARCH_PARISC 0
- #define ARCH_PPC 0
- #define ARCH_PPC64 0
- #define ARCH_S390 0
- #define ARCH_SH4 0
- #define ARCH_SPARC 0
- #define ARCH_SPARC64 0
- #define ARCH_TILEGX 0
- #define ARCH_TILEPRO 0
- #define ARCH_TOMI 0
- #define ARCH_X86 1
- #define ARCH_X86_32 1
- #define ARCH_X86_64 0
- #define HAVE_ARMV5TE 0
- #define HAVE_ARMV6 0
- #define HAVE_ARMV6T2 0
- #define HAVE_ARMV8 0
- #define HAVE_NEON 0
- #define HAVE_VFP 0
- #define HAVE_VFPV3 0
- #define HAVE_SETEND 0
- #define HAVE_ALTIVEC 0
- #define HAVE_DCBZL 0
- #define HAVE_LDBRX 0
- #define HAVE_PPC4XX 0
- #define HAVE_VSX 0
- #define HAVE_AMD3DNOW 1
- #define HAVE_AMD3DNOWEXT 1
- #define HAVE_AVX 1
- #define HAVE_AVX2 1
- #define HAVE_FMA3 1
- #define HAVE_FMA4 1
- #define HAVE_MMX 1
- #define HAVE_MMXEXT 1
- #define HAVE_SSE 1
- #define HAVE_SSE2 1
- #define HAVE_SSE3 1
- #define HAVE_SSE4 1
- #define HAVE_SSE42 1
- #define HAVE_SSSE3 1
- #define HAVE_XOP 1
- #define HAVE_CPUNOP 1
- #define HAVE_I686 1
- #define HAVE_MIPSFPU 0
- #define HAVE_MIPS32R2 0
- #define HAVE_MIPS32R5 0
- #define HAVE_MIPS64R6 0
- #define HAVE_MIPSDSPR1 0
- #define HAVE_MIPSDSPR2 0
- #define HAVE_MSA 0
- #define HAVE_LOONGSON3 0
- #define HAVE_ARMV5TE_EXTERNAL 0
- #define HAVE_ARMV6_EXTERNAL 0
- #define HAVE_ARMV6T2_EXTERNAL 0
- #define HAVE_ARMV8_EXTERNAL 0
- #define HAVE_NEON_EXTERNAL 0
- #define HAVE_VFP_EXTERNAL 0
- #define HAVE_VFPV3_EXTERNAL 0
- #define HAVE_SETEND_EXTERNAL 0
- #define HAVE_ALTIVEC_EXTERNAL 0
- #define HAVE_DCBZL_EXTERNAL 0
- #define HAVE_LDBRX_EXTERNAL 0
- #define HAVE_PPC4XX_EXTERNAL 0
- #define HAVE_VSX_EXTERNAL 0
- #define HAVE_AMD3DNOW_EXTERNAL 1
- #define HAVE_AMD3DNOWEXT_EXTERNAL 1
- #define HAVE_AVX_EXTERNAL 1
- #define HAVE_AVX2_EXTERNAL 1
- #define HAVE_FMA3_EXTERNAL 1
- #define HAVE_FMA4_EXTERNAL 1
- #define HAVE_MMX_EXTERNAL 1
- #define HAVE_MMXEXT_EXTERNAL 1
- #define HAVE_SSE_EXTERNAL 1
- #define HAVE_SSE2_EXTERNAL 1
- #define HAVE_SSE3_EXTERNAL 1
- #define HAVE_SSE4_EXTERNAL 1
- #define HAVE_SSE42_EXTERNAL 1
- #define HAVE_SSSE3_EXTERNAL 1
- #define HAVE_XOP_EXTERNAL 1
- #define HAVE_CPUNOP_EXTERNAL 0
- #define HAVE_I686_EXTERNAL 0
- #define HAVE_MIPSFPU_EXTERNAL 0
- #define HAVE_MIPS32R2_EXTERNAL 0
- #define HAVE_MIPS32R5_EXTERNAL 0
- #define HAVE_MIPS64R6_EXTERNAL 0
- #define HAVE_MIPSDSPR1_EXTERNAL 0
- #define HAVE_MIPSDSPR2_EXTERNAL 0
- #define HAVE_MSA_EXTERNAL 0
- #define HAVE_LOONGSON3_EXTERNAL 0
- #define HAVE_ARMV5TE_INLINE 0
- #define HAVE_ARMV6_INLINE 0
- #define HAVE_ARMV6T2_INLINE 0
- #define HAVE_ARMV8_INLINE 0
- #define HAVE_NEON_INLINE 0
- #define HAVE_VFP_INLINE 0
- #define HAVE_VFPV3_INLINE 0
- #define HAVE_SETEND_INLINE 0
- #define HAVE_ALTIVEC_INLINE 0
- #define HAVE_DCBZL_INLINE 0
- #define HAVE_LDBRX_INLINE 0
- #define HAVE_PPC4XX_INLINE 0
- #define HAVE_VSX_INLINE 0
- #define HAVE_AMD3DNOW_INLINE 1
- #define HAVE_AMD3DNOWEXT_INLINE 1
- #define HAVE_AVX_INLINE 1
- #define HAVE_AVX2_INLINE 1
- #define HAVE_FMA3_INLINE 1
- #define HAVE_FMA4_INLINE 1
- #define HAVE_MMX_INLINE 1
- #define HAVE_MMXEXT_INLINE 1
- #define HAVE_SSE_INLINE 1
- #define HAVE_SSE2_INLINE 1
- #define HAVE_SSE3_INLINE 1
- #define HAVE_SSE4_INLINE 1
- #define HAVE_SSE42_INLINE 1
- #define HAVE_SSSE3_INLINE 1
- #define HAVE_XOP_INLINE 1
- #define HAVE_CPUNOP_INLINE 0
- #define HAVE_I686_INLINE 0
- #define HAVE_MIPSFPU_INLINE 0
- #define HAVE_MIPS32R2_INLINE 0
- #define HAVE_MIPS32R5_INLINE 0
- #define HAVE_MIPS64R6_INLINE 0
- #define HAVE_MIPSDSPR1_INLINE 0
- #define HAVE_MIPSDSPR2_INLINE 0
- #define HAVE_MSA_INLINE 0
- #define HAVE_LOONGSON3_INL
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement