API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Feb 18th, 2015
253
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 24.25 KB | None | 0 0
raw download clone embed print report
  1. user@terminal5:~$ export DISPLAY=:0.0
  2. user@terminal5:~$ xrandr
  3. Screen 0: minimum 320 x 200, current 3200 x 1800, maximum 8192 x 8192
  4. eDP-0 connected 3200x1800+0+0 (normal left inverted right x axis y axis) 293mm x 165mm
  5. 3200x1800 60.00*+ 48.01
  6. 2048x1536 60.00
  7. 1920x1440 60.00
  8. 1856x1392 60.01
  9. 1792x1344 60.01
  10. 1920x1200 59.95
  11. 1920x1080 59.93
  12. 1600x1200 60.00
  13. 1680x1050 59.95 59.88
  14. 1600x1024 60.17
  15. 1400x1050 59.98
  16. 1280x1024 60.02
  17. 1440x900 59.89
  18. 1280x960 60.00
  19. 1360x768 59.80 59.96
  20. 1152x864 60.00
  21. 1024x768 60.04 60.00
  22. 960x720 60.00
  23. 928x696 60.05
  24. 896x672 60.01
  25. 960x600 60.00
  26. 960x540 59.99
  27. 800x600 60.00 60.32 56.25
  28. 840x525 60.01 59.88
  29. 800x512 60.17
  30. 700x525 59.98
  31. 640x512 60.02
  32. 720x450 59.89
  33. 640x480 60.00 59.94
  34. 680x384 59.80 59.96
  35. 576x432 60.06
  36. 512x384 60.00
  37. 400x300 60.32 56.34
  38. 320x240 60.05
  39. HDMI-0 disconnected (normal left inverted right x axis y axis)
  40.  
  41.  
  42.  
  43. user@terminal5:~$ xbacklight
  44. No outputs have backlight property
  45.  
  46.  
  47.  
  48. user@terminal5:~$ grep . /sys/class/backlight/intel_backlight/*
  49. /sys/class/backlight/intel_backlight/actual_brightness:937
  50. /sys/class/backlight/intel_backlight/bl_power:0
  51. /sys/class/backlight/intel_backlight/brightness:937
  52. grep: /sys/class/backlight/intel_backlight/device: Is a directory
  53. /sys/class/backlight/intel_backlight/max_brightness:937
  54. grep: /sys/class/backlight/intel_backlight/power: Is a directory
  55. grep: /sys/class/backlight/intel_backlight/subsystem: Is a directory
  56. /sys/class/backlight/intel_backlight/type:raw
  57.  
  58.  
  59.  
  60. user@terminal5:~$ lspci -nn |grep VGA
  61. 00:02.0 VGA compatible controller [0300]: Intel Corporation Broadwell-U Integrated Graphics [8086:161e] (rev 08)
  62.  
  63.  
  64. user@terminal5:~$ uname -a
  65. Linux terminal5 3.16.0-4-amd64 #1 SMP Debian 3.16.7-ckt4-3 (2015-02-03) x86_64 GNU/Linux
  66.  
  67.  
  68. user@terminal5:~$ dmesg|grep -i drm
  69. [ 0.000000] Command line: BOOT_IMAGE=/vmlinuz-3.16.0-4-amd64 root=/dev/mapper/terminal5--vg-root ro drm.debug=14 log_buf_len=16M
  70. [ 0.000000] Kernel command line: BOOT_IMAGE=/vmlinuz-3.16.0-4-amd64 root=/dev/mapper/terminal5--vg-root ro drm.debug=14 log_buf_len=16M
  71. [ 1.883224] [drm] Initialized drm 1.1.0 20060810
  72. [ 2.100755] [drm:i915_dump_device_info] i915 device info: gen=8, pciid=0x161e flags=is_mobile,need_gfx_hws,has_fbc,has_hotplug,has_llc,has_ddi,
  73. [ 2.100755] [drm:intel_detect_pch] This is Broadwell, assuming LynxPoint LP PCH
  74. [ 2.103054] [drm] Memory usable by graphics device = 4096M
  75. [ 2.105341] [drm:i915_gem_gtt_init] GMADR size = 256M
  76. [ 2.105346] [drm:i915_gem_gtt_init] GTT stolen size = 32M
  77. [ 2.105348] [drm:i915_gem_gtt_init] ppgtt mode: 1
  78. [ 2.105400] fb: switching to inteldrmfb from simple
  79. [ 2.108778] [drm] Replacing VGA console driver
  80. [ 2.111007] [drm:intel_opregion_setup] graphic opregion physical addr: 0xdb760018
  81. [ 2.111032] [drm:intel_opregion_setup] Public ACPI methods supported
  82. [ 2.111034] [drm:intel_opregion_setup] SWSCI supported
  83. [ 2.132723] [drm:swsci_setup] SWSCI GBDA callbacks 00000cb3, SBCB callbacks 00700483
  84. [ 2.132729] [drm:intel_opregion_setup] ASLE supported
  85. [ 2.132805] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
  86. [ 2.132810] [drm] Driver supports precise vblank timestamp query.
  87. [ 2.132813] [drm:init_vbt_defaults] Set default to SSC at 120000 kHz
  88. [ 2.132816] [drm:validate_vbt] Using VBT from OpRegion: $VBT HASWELL d
  89. [ 2.132819] [drm:parse_general_features] BDB_GENERAL_FEATURES int_tv_support 0 int_crt_support 0 lvds_use_ssc 0 lvds_ssc_freq 120000 display_clock_mode 0 fdi_rx_polarity_inverted 0
  90. [ 2.132820] [drm:parse_general_definitions] crt_ddc_bus_pin: 2
  91. [ 2.132822] [drm:parse_lfp_panel_data] DRRS supported mode is seamless
  92. [ 2.132825] [drm:parse_lfp_panel_data] Found panel mode in BIOS VBT tables:
  93. [ 2.132828] [drm:drm_mode_debug_printmodeline] Modeline 0:"1024x768" 0 65000 1024 1048 1184 1344 768 771 777 806 0x8 0xa
  94. [ 2.132830] [drm:parse_lfp_panel_data] VBT initial LVDS value 300
  95. [ 2.132833] [drm:parse_lfp_backlight] VBT backlight PWM modulation frequency 200 Hz, active high, min brightness 0, level 255
  96. [ 2.132835] [drm:parse_sdvo_panel_data] Found SDVO panel mode in BIOS VBT tables:
  97. [ 2.132838] [drm:drm_mode_debug_printmodeline] Modeline 0:"1600x1200" 0 162000 1600 1664 1856 2160 1200 1201 1204 1250 0x8 0xa
  98. [ 2.132839] [drm:parse_sdvo_device_mapping] No SDVO device info is found in VBT
  99. [ 2.132841] [drm:parse_driver_features] DRRS State Enabled:1
  100. [ 2.132844] [drm:parse_ddi_port] Port A VBT info: DP:1 HDMI:0 DVI:0 EDP:1 CRT:0
  101. [ 2.132846] [drm:parse_ddi_port] VBT HDMI level shift for port A: 0
  102. [ 2.132847] [drm:parse_ddi_port] Port C VBT info: DP:0 HDMI:1 DVI:1 EDP:0 CRT:0
  103. [ 2.132849] [drm:parse_ddi_port] VBT HDMI level shift for port C: 7
  104. [ 2.132890] [drm:intel_dsm_pci_probe] no _DSM method for intel device
  105. [ 2.132897] [drm:i915_gem_init_stolen] found 33554432 bytes of stolen memory at de000000
  106. [ 2.132899] [drm:intel_display_power_get] enabling always-on
  107. [ 2.132901] [drm:intel_display_power_get] enabling display
  108. [ 2.132986] [drm:intel_print_wm_latency] Primary WM0 latency 20 (2.0 usec)
  109. [ 2.132988] [drm:intel_print_wm_latency] Primary WM1 latency 50 (25.0 usec)
  110. [ 2.132989] [drm:intel_print_wm_latency] Primary WM2 latency 90 (45.0 usec)
  111. [ 2.132991] [drm:intel_print_wm_latency] Primary WM3 latency 130 (65.0 usec)
  112. [ 2.132992] [drm:intel_print_wm_latency] Primary WM4 latency 160 (80.0 usec)
  113. [ 2.132994] [drm:intel_print_wm_latency] Sprite WM0 latency 20 (2.0 usec)
  114. [ 2.132995] [drm:intel_print_wm_latency] Sprite WM1 latency 50 (25.0 usec)
  115. [ 2.132997] [drm:intel_print_wm_latency] Sprite WM2 latency 90 (45.0 usec)
  116. [ 2.132998] [drm:intel_print_wm_latency] Sprite WM3 latency 130 (65.0 usec)
  117. [ 2.133000] [drm:intel_print_wm_latency] Sprite WM4 latency 160 (80.0 usec)
  118. [ 2.133001] [drm:intel_print_wm_latency] Cursor WM0 latency 20 (2.0 usec)
  119. [ 2.133003] [drm:intel_print_wm_latency] Cursor WM1 latency 50 (25.0 usec)
  120. [ 2.133004] [drm:intel_print_wm_latency] Cursor WM2 latency 90 (45.0 usec)
  121. [ 2.133006] [drm:intel_print_wm_latency] Cursor WM3 latency 130 (65.0 usec)
  122. [ 2.133007] [drm:intel_print_wm_latency] Cursor WM4 latency 160 (80.0 usec)
  123. [ 2.133010] [drm:intel_modeset_init] 3 display pipes available.
  124. [ 2.133034] [drm:intel_ddi_pll_init] CDCLK running at 540000KHz
  125. [ 2.133341] [drm:intel_dp_init_connector] Adding eDP connector on port A
  126. [ 2.133400] [drm:intel_dp_init_panel_power_sequencer] cur t1_t3 0 t8 0 t9 0 t10 500 t11_t12 6000
  127. [ 2.133402] [drm:intel_dp_init_panel_power_sequencer] vbt t1_t3 2000 t8 10 t9 3000 t10 500 t11_t12 5000
  128. [ 2.133404] [drm:intel_dp_init_panel_power_sequencer] panel power up delay 200, power down delay 50, power cycle delay 600
  129. [ 2.133405] [drm:intel_dp_init_panel_power_sequencer] backlight on delay 1, off delay 300
  130. [ 2.133407] [drm:intel_dp_aux_init] registering DPDDC-A bus for card0-eDP-1
  131. [ 2.133464] [drm:_edp_panel_vdd_on] Turning eDP VDD on
  132. [ 2.133471] [drm:_edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000f
  133. [ 2.134918] [drm:intel_dp_get_dpcd] DPCD: 12 14 c4 40 00 00 01 c0 02 00 00 00 1f 0b 00
  134. [ 2.135259] [drm:intel_dp_get_dpcd] Detected EDP PSR Panel.
  135. [ 2.135263] [drm:intel_dp_get_dpcd] Displayport TPS3 supported
  136. [ 2.135275] [drm:intel_dp_init_panel_power_sequencer_registers] panel power sequencer register settings: PP_ON 0x7d00001, PP_OFF 0x1f40001, PP_DIV 0x4af06
  137. [ 2.173718] [drm:drm_edid_to_eld] ELD: no CEA Extension found
  138. [ 2.173721] [drm] DRRS not supported
  139. [ 2.173768] [drm:intel_panel_setup_backlight] backlight initialized, disabled, brightness 0/937, sysfs interface registered
  140. [ 2.195908] [drm:intel_modeset_readout_hw_state] [CRTC:5] hw state readout: enabled
  141. [ 2.195912] [drm:intel_modeset_readout_hw_state] [CRTC:8] hw state readout: disabled
  142. [ 2.195915] [drm:intel_modeset_readout_hw_state] [CRTC:11] hw state readout: disabled
  143. [ 2.195919] [drm:intel_ddi_get_crtc_pll] Pipe A connected to port A using clock 0x00000000
  144. [ 2.195925] [drm:intel_modeset_readout_hw_state] [ENCODER:13:TMDS-13] hw state readout: enabled, pipe A
  145. [ 2.195928] [drm:intel_modeset_readout_hw_state] [ENCODER:22:TMDS-22] hw state readout: disabled, pipe A
  146. [ 2.195932] [drm:intel_modeset_readout_hw_state] [CONNECTOR:14:eDP-1] hw state readout: enabled
  147. [ 2.195934] [drm:intel_modeset_readout_hw_state] [CONNECTOR:23:HDMI-A-1] hw state readout: disabled
  148. [ 2.195939] [drm:intel_dump_pipe_config] [CRTC:5][setup_hw_state] config for pipe A
  149. [ 2.195940] [drm:intel_dump_pipe_config] cpu_transcoder: D
  150. [ 2.195942] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 0
  151. [ 2.195945] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  152. [ 2.195948] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 3157174, gmch_n: 8388608, link_m: 350797, link_n: 524288, tu: 64
  153. [ 2.195949] [drm:intel_dump_pipe_config] requested mode:
  154. [ 2.195954] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 1024 0 0 0 768 0 0 0 0x0 0x0
  155. [ 2.195955] [drm:intel_dump_pipe_config] adjusted mode:
  156. [ 2.195959] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0xa
  157. [ 2.195962] [drm:intel_dump_crtc_timings] crtc timings: 361309 3200 3248 3280 3316 1800 1802 1807 1816, type: 0x0 flags: 0xa
  158. [ 2.195963] [drm:intel_dump_pipe_config] port clock: 540000
  159. [ 2.195965] [drm:intel_dump_pipe_config] pipe src size: 1024x768
  160. [ 2.195967] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  161. [ 2.195970] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x0c800708, enabled
  162. [ 2.195972] [drm:intel_dump_pipe_config] ips: 0
  163. [ 2.195973] [drm:intel_dump_pipe_config] double wide: 0
  164. [ 2.195977] [drm:gm45_get_vblank_counter] trying to get vblank count for disabled pipe B
  165. [ 2.195979] [drm:i915_get_vblank_timestamp] crtc 1 is disabled
  166. [ 2.195982] [drm:gm45_get_vblank_counter] trying to get vblank count for disabled pipe B
  167. [ 2.195984] [drm:intel_dump_pipe_config] [CRTC:8][setup_hw_state] config for pipe B
  168. [ 2.195986] [drm:intel_dump_pipe_config] cpu_transcoder: B
  169. [ 2.195988] [drm:intel_dump_pipe_config] pipe bpp: 0, dithering: 0
  170. [ 2.195990] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  171. [ 2.195992] [drm:intel_dump_pipe_config] dp: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  172. [ 2.195994] [drm:intel_dump_pipe_config] requested mode:
  173. [ 2.195996] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  174. [ 2.195998] [drm:intel_dump_pipe_config] adjusted mode:
  175. [ 2.196000] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  176. [ 2.196002] [drm:intel_dump_crtc_timings] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
  177. [ 2.196004] [drm:intel_dump_pipe_config] port clock: 0
  178. [ 2.196005] [drm:intel_dump_pipe_config] pipe src size: 0x0
  179. [ 2.196007] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  180. [ 2.196008] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  181. [ 2.196010] [drm:intel_dump_pipe_config] ips: 0
  182. [ 2.196011] [drm:intel_dump_pipe_config] double wide: 0
  183. [ 2.196014] [drm:gm45_get_vblank_counter] trying to get vblank count for disabled pipe C
  184. [ 2.196016] [drm:i915_get_vblank_timestamp] crtc 2 is disabled
  185. [ 2.196020] [drm:gm45_get_vblank_counter] trying to get vblank count for disabled pipe C
  186. [ 2.196023] [drm:intel_dump_pipe_config] [CRTC:11][setup_hw_state] config for pipe C
  187. [ 2.196025] [drm:intel_dump_pipe_config] cpu_transcoder: C
  188. [ 2.196026] [drm:intel_dump_pipe_config] pipe bpp: 0, dithering: 0
  189. [ 2.196028] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  190. [ 2.196030] [drm:intel_dump_pipe_config] dp: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  191. [ 2.196031] [drm:intel_dump_pipe_config] requested mode:
  192. [ 2.196034] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  193. [ 2.196035] [drm:intel_dump_pipe_config] adjusted mode:
  194. [ 2.196038] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  195. [ 2.196040] [drm:intel_dump_crtc_timings] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
  196. [ 2.196041] [drm:intel_dump_pipe_config] port clock: 0
  197. [ 2.196043] [drm:intel_dump_pipe_config] pipe src size: 0x0
  198. [ 2.196045] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  199. [ 2.196046] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  200. [ 2.196048] [drm:intel_dump_pipe_config] ips: 0
  201. [ 2.196049] [drm:intel_dump_pipe_config] double wide: 0
  202. [ 2.196089] [drm:intel_connector_check_state] [CONNECTOR:14:eDP-1]
  203. [ 2.196093] [drm:check_encoder_state] [ENCODER:13:TMDS-13]
  204. [ 2.196095] [drm:check_encoder_state] [ENCODER:22:TMDS-22]
  205. [ 2.196098] [drm:check_crtc_state] [CRTC:5]
  206. [ 2.196147] [drm:check_crtc_state] [CRTC:8]
  207. [ 2.196150] [drm:check_crtc_state] [CRTC:11]
  208. [ 2.196162] [drm:ironlake_get_plane_config] pipe/plane 0/0 with fb: size=1024x768@32, offset=0, pitch 4096, size 0x300000
  209. [ 2.196164] [drm:i915_gem_object_create_stolen_for_preallocated] creating preallocated stolen object: stolen_offset=0, gtt_offset=0, size=300000
  210. [ 2.196168] [drm:i915_pages_create_for_stolen] offset=0x0, size=3145728
  211. [ 2.196171] [drm:intel_alloc_plane_obj] plane fb obj ffff8800d7b6fe40
  212. [ 2.196174] [drm:i915_gem_setup_global_gtt] reserving preallocated space: 0 + 300000
  213. [ 2.196176] [drm:i915_gem_setup_global_gtt] clearing unused GTT space: [300000, fffff000]
  214. [ 2.199639] [drm:gen8_ppgtt_init] Allocated 4 pages for page directories (0 wasted)
  215. [ 2.199643] [drm:gen8_ppgtt_init] Allocated 2048 pages for page tables (0 wasted)
  216. [ 2.199647] [drm:i915_gem_context_init] HW context support initialized
  217. [ 2.199735] [drm:init_status_page] render ring hws offset: 0x00312000
  218. [ 2.202573] [drm:init_pipe_control] render ring pipe control offset: 0x00333000
  219. [ 2.202580] [drm:init_status_page] bsd ring hws offset: 0x00334000
  220. [ 2.202660] [drm:init_status_page] blitter ring hws offset: 0x00355000
  221. [ 2.202755] [drm:init_status_page] video enhancement ring hws offset: 0x00376000
  222. [ 2.203009] [drm:drm_helper_probe_single_connector_modes_merge_bits] [CONNECTOR:14:eDP-1]
  223. [ 2.203013] [drm:intel_dp_detect] [CONNECTOR:14:eDP-1]
  224. [ 2.203484] [drm:intel_dp_probe_oui] Sink OUI: 0022b9
  225. [ 2.203807] [drm:intel_dp_probe_oui] Branch OUI: 000000
  226. [ 2.203825] [drm:drm_edid_to_eld] ELD: no CEA Extension found
  227. [ 2.203831] [drm:drm_helper_probe_single_connector_modes_merge_bits] [CONNECTOR:14:eDP-1] probed modes :
  228. [ 2.203836] [drm:drm_mode_debug_printmodeline] Modeline 15:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  229. [ 2.203841] [drm:drm_mode_debug_printmodeline] Modeline 16:"3200x1800" 48 361310 3200 3248 3280 3680 1800 1802 1807 2045 0x40 0xa
  230. [ 2.203844] [drm:drm_helper_probe_single_connector_modes_merge_bits] [CONNECTOR:23:HDMI-A-1]
  231. [ 2.203847] [drm:intel_hdmi_detect] [CONNECTOR:23:HDMI-A-1]
  232. [ 2.204446] [drm:gmbus_xfer] GMBUS [i915 gmbus dpc] NAK for addr: 0050 r(1)
  233. [ 2.204451] [drm:drm_do_probe_ddc_edid] drm: skipping non-existent adapter i915 gmbus dpc
  234. [ 2.204455] [drm:drm_helper_probe_single_connector_modes_merge_bits] [CONNECTOR:23:HDMI-A-1] disconnected
  235. [ 2.204457] [drm:drm_setup_crtcs]
  236. [ 2.204461] [drm:drm_enable_connectors] connector 14 enabled? yes
  237. [ 2.204463] [drm:drm_enable_connectors] connector 23 enabled? no
  238. [ 2.204466] [drm:intel_fb_initial_config] looking for cmdline mode on connector eDP-1
  239. [ 2.204468] [drm:intel_fb_initial_config] looking for preferred mode on connector eDP-1
  240. [ 2.204472] [drm:intel_fb_initial_config] connector eDP-1 on pipe 65 [CRTC:5]: 3200x1800
  241. [ 2.204474] [drm:intel_fb_initial_config] connector HDMI-A-1 not enabled, skipping
  242. [ 2.204477] [drm:drm_setup_crtcs] desired mode 3200x1800 set on crtc 5
  243. [ 2.204481] [drm:intelfb_create] no BIOS fb, allocating a new one
  244. [ 2.204484] [drm:i915_gem_object_create_stolen] creating stolen object: size=15f9000
  245. [ 2.204490] [drm:i915_pages_create_for_stolen] offset=0x300000, size=23040000
  246. [ 2.207141] [drm:intelfb_create] allocated 3200x1800 fb: 0x00398000, bo ffff8800d8418e40
  247. [ 2.207287] fbcon: inteldrmfb (fb0) is primary device
  248. [ 2.207340] [drm:intel_crtc_cursor_set] cursor off
  249. [ 2.207345] [drm:intel_crtc_set_config] [CRTC:5] [FB:26] #connectors=1 (x y) (0 0)
  250. [ 2.207348] [drm:intel_set_config_compute_mode_changes] modes are different, full mode set
  251. [ 2.207351] [drm:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  252. [ 2.207354] [drm:drm_mode_debug_printmodeline] Modeline 25:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  253. [ 2.207355] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:5], mode_changed=1, fb_changed=1
  254. [ 2.207357] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  255. [ 2.207359] [drm:intel_modeset_affected_pipes] set mode pipe masks: modeset: 1, prepare: 1, disable: 0
  256. [ 2.207361] [drm:connected_sink_compute_bpp] [CONNECTOR:14:eDP-1] checking for sink bpp constrains
  257. [ 2.207364] [drm:intel_dp_compute_config] DP link computation with max lane count 4 max bw 14 pixel clock 361310KHz
  258. [ 2.207365] [drm:intel_dp_compute_config] clamping bpp for eDP panel to BIOS-provided 18
  259. [ 2.207365] [drm:intel_dp_compute_config] forcing lane count to max (4) on BDW
  260. [ 2.207366] [drm:intel_dp_compute_config] using min 06 link bw per VBT
  261. [ 2.207367] [drm:intel_dp_compute_config] DP link bw 0a lane count 4 clock 270000 bpp 18
  262. [ 2.207368] [drm:intel_dp_compute_config] DP link bw required 650358 available 864000
  263. [ 2.207370] [drm:intel_modeset_pipe_config] plane bpp: 24, pipe bpp: 18, dithering: 1
  264. [ 2.207371] [drm:intel_dump_pipe_config] [CRTC:5][modeset] config for pipe A
  265. [ 2.207372] [drm:intel_dump_pipe_config] cpu_transcoder: D
  266. [ 2.207373] [drm:intel_dump_pipe_config] pipe bpp: 18, dithering: 1
  267. [ 2.207374] [drm:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  268. [ 2.207375] [drm:intel_dump_pipe_config] dp: 1, gmch_m: 6314349, gmch_n: 8388608, link_m: 701594, link_n: 524288, tu: 64
  269. [ 2.207376] [drm:intel_dump_pipe_config] requested mode:
  270. [ 2.207378] [drm:drm_mode_debug_printmodeline] Modeline 0:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  271. [ 2.207378] [drm:intel_dump_pipe_config] adjusted mode:
  272. [ 2.207380] [drm:drm_mode_debug_printmodeline] Modeline 0:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  273. [ 2.207381] [drm:intel_dump_crtc_timings] crtc timings: 361310 3200 3248 3280 3316 1800 1802 1807 1816, type: 0x48 flags: 0xa
  274. [ 2.207382] [drm:intel_dump_pipe_config] port clock: 270000
  275. [ 2.207383] [drm:intel_dump_pipe_config] pipe src size: 3200x1800
  276. [ 2.207384] [drm:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  277. [ 2.207385] [drm:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  278. [ 2.207385] [drm:intel_dump_pipe_config] ips: 1
  279. [ 2.207386] [drm:intel_dump_pipe_config] double wide: 0
  280. [ 2.207394] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0
  281. [ 2.207398] [drm:intel_edp_backlight_off]
  282. [ 2.212113] [drm:intel_edp_panel_off] Turn eDP power off
  283. [ 2.507913] [drm:wait_panel_off] Wait for panel power off time
  284. [ 2.507919] [drm:wait_panel_status] mask b0000000 value 00000000 status 80000008 control abcd0000
  285. [ 2.571884] [drm:wait_panel_status] Wait complete
  286. [ 2.571895] [drm:intel_update_fbc] no output, disabling
  287. [ 2.571898] [drm:intel_edp_psr_match_conditions] PSR disable by flag
  288. [ 2.571907] [drm:intel_display_power_put] disabling display
  289. [ 2.571910] [drm:hsw_set_power_well] Requesting to disable the power well
  290. [ 2.571933] [drm:ironlake_update_primary_plane] Writing base 00398000 00000000 0 0 12800
  291. [ 2.571938] [drm:intel_edp_panel_on] Turn eDP power on
  292. [ 2.571940] [drm:wait_panel_power_cycle] Wait for panel power cycle
  293. [ 3.111690] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000
  294. [ 3.111693] [drm:wait_panel_status] Wait complete
  295. [ 3.111698] [drm:wait_panel_on] Wait for panel power on
  296. [ 3.111702] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003
  297. [ 3.319612] [drm:wait_panel_status] Wait complete
  298. [ 3.319622] [drm:_edp_panel_vdd_on] Turning eDP VDD on
  299. [ 3.319631] [drm:_edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b
  300. [ 3.320764] [drm:intel_dp_set_signal_levels] Using signal levels 00000000
  301. [ 3.321398] [drm:intel_dp_set_signal_levels] Using signal levels 03000000
  302. [ 3.322007] [drm:intel_dp_start_link_train] clock recovery OK
  303. [ 3.322911] [drm:intel_dp_set_signal_levels] Using signal levels 04000000
  304. [ 3.323806] [drm:intel_dp_complete_link_train] Channel EQ done. DP Training successful
  305. [ 3.324006] [drm:intel_edp_backlight_on]
  306. [ 3.327471] [drm:intel_panel_enable_backlight] pipe A
  307. [ 3.327475] [drm:intel_panel_actually_set_backlight] set backlight PWM = 937
  308. [ 3.327477] [drm:intel_edp_psr_match_conditions] PSR disable by flag
  309. [ 3.367456] [drm:intel_update_fbc] disabled per chip default
  310. [ 3.367458] [drm:intel_edp_psr_match_conditions] PSR disable by flag
  311. [ 3.367463] [drm:intel_connector_check_state] [CONNECTOR:14:eDP-1]
  312. [ 3.367465] [drm:check_encoder_state] [ENCODER:13:TMDS-13]
  313. [ 3.367467] [drm:check_encoder_state] [ENCODER:22:TMDS-22]
  314. [ 3.367468] [drm:check_crtc_state] [CRTC:5]
  315. [ 3.367475] [drm:check_crtc_state] [CRTC:8]
  316. [ 3.367476] [drm:check_crtc_state] [CRTC:11]
  317. [ 3.367479] [drm:intel_crtc_cursor_set] cursor off
  318. [ 3.367480] [drm:intel_crtc_set_config] [CRTC:8] [NOFB]
  319. [ 3.367482] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:8], mode_changed=0, fb_changed=0
  320. [ 3.367484] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  321. [ 3.367485] [drm:intel_crtc_cursor_set] cursor off
  322. [ 3.367486] [drm:intel_crtc_set_config] [CRTC:11] [NOFB]
  323. [ 3.367487] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:11], mode_changed=0, fb_changed=0
  324. [ 3.367489] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  325. [ 3.367678] [drm:intel_crtc_set_config] [CRTC:5] [FB:26] #connectors=1 (x y) (0 0)
  326. [ 3.367680] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:5], mode_changed=0, fb_changed=0
  327. [ 3.367681] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  328. [ 3.395190] i915 0000:00:02.0: fb0: inteldrmfb frame buffer device
  329. [ 3.440306] [drm] Initialized i915 1.6.0 20080730 for 0000:00:02.0 on minor 0
  330. [ 3.442004] [drm:intel_display_power_get] enabling display
  331. [ 3.442011] [drm:hsw_set_power_well] Enabling power well
  332. [ 3.450089] [drm:intel_backlight_device_update_status] updating intel_backlight, brightness=937/937
  333. [ 3.450095] [drm:intel_panel_actually_set_backlight] set backlight PWM = 937
  334. [ 3.565854] [drm:intel_crtc_set_config] [CRTC:5] [FB:26] #connectors=1 (x y) (0 0)
  335. [ 3.565857] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:5], mode_changed=0, fb_changed=0
  336. [ 3.565859] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  337. [ 3.809369] [drm] Enabling RC6 states: RC6 on, RC6p off, RC6pp off
  338. [ 4.002577] [drm:intel_crtc_set_config] [CRTC:5] [FB:26] #connectors=1 (x y) (0 0)
  339. [ 4.002579] [drm:intel_set_config_compute_mode_changes] computed changes for [CRTC:5], mode_changed=0, fb_changed=0
  340. [ 4.002581] [drm:intel_modeset_stage_output_state] [CONNECTOR:14:eDP-1] to [CRTC:5]
  341. [ 5.134959] [drm:edp_panel_vdd_off_sync] Turning eDP VDD off
  342. [ 5.134973] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!