Chronos_Ouroboros

asmjit asm dump

Aug 30th, 2018
335
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 2.58 KB | None | 0 0
  1. S7_CCSecVestData.UpdateAmount
  2. L0:
  3. push rbx
  4. mov rax, rsp
  5. mov rcx, qword [rax+48] ; mov exceptinfo, qword [$__args+40]
  6. mov rax, [rdx] ; mov v5, [vmregs]
  7. mov ecx, dword [rax] ; mov regD0, dword [v5]
  8. mov rax, [rdx+8] ; mov v5, [vmregs+8]
  9. movsd xmm0, qword [rax] ; movsd regF0, qword [v5]
  10. mov rax, [rdx+24] ; mov v5, [vmregs+24]
  11. mov rcx, [rax] ; mov regA0, [v5]
  12. mov rdx, [rax+4] ; mov regA1, [v5+4]
  13. mov rbx, [rax+8] ; mov regA2, [v5+8]
  14. L2:
  15. ; UpdateAmount(line 33): cf020100 ADDA_RK
  16. mov rax, rdx ; mov v11, regA1
  17. cmp rax, 0 ; cmp v11, 0
  18. je L12 ; je L12
  19. add rax, 1320 ; add v11, 1320
  20. L12:
  21. mov rbx, rax ; mov regA2, v11
  22. L3:
  23. ; UpdateAmount(line 33): 19000001 LDP
  24. movsd xmm0, qword [rcx+56] ; movsd regF0, qword [regA0+56]
  25. L4:
  26. ; UpdateAmount(line 33): a1000000 DIVF_RK
  27. movsd xmm0, xmm0 ; movsd regF0, regF0
  28. mov rax, 1660227599212 ; mov v12, 1660227599212
  29. divsd xmm0, qword [rax] ; divsd regF0, qword [v12]
  30. L5:
  31. ; UpdateAmount(line 33): 9d000100 SUBF_KR
  32. mov rax, 1660227599220 ; mov v13, 1660227599220
  33. movsd xmm0, qword [rax] ; movsd regF0, qword [v13]
  34. subsd xmm0, xmm0 ; subsd regF0, regF0
  35. L6:
  36. ; UpdateAmount(line 33): 9f000000 MULF_RK
  37. movsd xmm0, xmm0 ; movsd regF0, regF0
  38. mov rax, 1660227599212 ; mov v14, 1660227599212
  39. mulsd xmm0, qword [rax] ; mulsd regF0, qword [v14]
  40. L7:
  41. ; UpdateAmount(line 33): ac000002 MAXF_RK
  42. mov rax, 1660227599228 ; mov v15, 1660227599228
  43. movsd xmm0, qword [rax] ; movsd regF0, qword [v15]
  44. maxsd xmm0, xmm0 ; maxsd regF0, regF0
  45. L8:
  46. ; UpdateAmount(line 33): aa000000 MINF_RK
  47. mov rax, 1660227599212 ; mov v16, 1660227599212
  48. movsd xmm0, qword [rax] ; movsd regF0, qword [v16]
  49. minsd xmm0, xmm0 ; minsd regF0, regF0
  50. L9:
  51. ; UpdateAmount(line 33): 43000004 CAST
  52. cvttsd2si ecx, xmm0 ; cvttsd2si regD0, regF0
  53. L10:
  54. ; UpdateAmount(line 33): 2c020002 SW
  55. mov dword [rbx], ecx ; mov dword [regA2], regD0
  56. L11:
  57. ; UpdateAmount(line -1): 56808000 RET
  58. mov eax, 0 ; mov v17, 0
  59. L1:
  60. pop rbx
  61. ret
Add Comment
Please, Sign In to add comment