Verilog length example

parameter A = 3;
reg [7:0]b = {3'b101, A};