Advertisement
Guest User

Untitled

a guest
Jul 31st, 2014
202
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 0.23 KB | None | 0 0
  1. /** Intel(R) Many Integrated Core Architecture does not support mfence and pause instructions **/
  2. #define __TBB_full_memory_fence() __asm__ __volatile__("lock; addl $0,(%%rsp)":::"memory")
  3. #define __TBB_Pause(x) _mm_delay_32(16*(x))
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement