Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- /** Intel(R) Many Integrated Core Architecture does not support mfence and pause instructions **/
- #define __TBB_full_memory_fence() __asm__ __volatile__("lock; addl $0,(%%rsp)":::"memory")
- #define __TBB_Pause(x) _mm_delay_32(16*(x))
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement