Advertisement
Guest User

Modified am335x-bone-common.dtsi

a guest
Apr 25th, 2014
59
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 15.84 KB | None | 0 0
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8.  
  9. / {
  10. model = "TI AM335x BeagleBone";
  11. compatible = "ti,am335x-bone", "ti,am33xx";
  12.  
  13. cpus {
  14. cpu@0 {
  15. cpu0-supply = <&dcdc2_reg>;
  16. };
  17. };
  18.  
  19. memory {
  20. device_type = "memory";
  21. reg = <0x80000000 0x10000000>; /* 256 MB */
  22. };
  23.  
  24. leds {
  25. pinctrl-names = "default";
  26. pinctrl-0 = <&user_leds_s0>;
  27.  
  28. compatible = "gpio-leds";
  29.  
  30. led@2 {
  31. label = "beaglebone:green:heartbeat";
  32. gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
  33. linux,default-trigger = "heartbeat";
  34. default-state = "off";
  35. };
  36.  
  37. led@3 {
  38. label = "beaglebone:green:mmc0";
  39. gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
  40. linux,default-trigger = "mmc0";
  41. default-state = "off";
  42. };
  43.  
  44. led@4 {
  45. label = "beaglebone:green:usr2";
  46. gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
  47. linux,default-trigger = "cpu0";
  48. default-state = "off";
  49. };
  50.  
  51. led@5 {
  52. label = "beaglebone:green:usr3";
  53. gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
  54. linux,default-trigger = "mmc1";
  55. default-state = "off";
  56. };
  57. };
  58.  
  59. vmmcsd_fixed: fixedregulator@0 {
  60. compatible = "regulator-fixed";
  61. regulator-name = "vmmcsd_fixed";
  62. regulator-min-microvolt = <3300000>;
  63. regulator-max-microvolt = <3300000>;
  64. };
  65. };
  66.  
  67. &am33xx_pinmux {
  68. pinctrl-names = "default";
  69. pinctrl-0 = <&clkout2_pin>;
  70.  
  71. user_leds_s0: user_leds_s0 {
  72. pinctrl-single,pins = <
  73. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a5.gpio1_21 */
  74. 0x58 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a6.gpio1_22 */
  75. 0x5c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */
  76. 0x60 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a8.gpio1_24 */
  77. >;
  78. };
  79.  
  80. i2c0_pins: pinmux_i2c0_pins {
  81. pinctrl-single,pins = <
  82. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  83. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  84. >;
  85. };
  86.  
  87. i2c2_pins: pinmux_i2c2_pins {
  88. pinctrl-single,pins = <
  89. 0x178 0x73 /* (SLEWCTRL_SLOW | PIN_INPUT_PULLUP | MUX_MODE3) uart1_ctsn.i2c2_sda */
  90. 0x17c 0x73 /* (SLEWCTRL_SLOW | PIN_INPUT_PULLUP | MUX_MODE3) uart1_rtsn.i2c2_scl */
  91. >;
  92. };
  93.  
  94. uart0_pins: pinmux_uart0_pins {
  95. pinctrl-single,pins = <
  96. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  97. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  98. >;
  99. };
  100.  
  101. uart1_pins: pinmux_uart1_pins {
  102. pinctrl-single,pins = <
  103. 0x180 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart1_rxd.uart1_rxd */
  104. 0x184 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart1_txd.uart1_txd */
  105. >;
  106. };
  107.  
  108. uart2_pins: pinmux_uart2_pins {
  109. pinctrl-single,pins = <
  110. 0x150 0x21 /* spi0_sclk.uart2_rxd | MODE1 */
  111. 0x154 0x01 /* spi0_d0.uart2_txd | MODE1 */
  112. >;
  113. };
  114.  
  115. uart4_pins: pinmux_uart4_pins {
  116. pinctrl-single,pins = <
  117. 0x070 0x26 /* gpmc_wait0.uart4_rxd | MODE6 */
  118. 0x074 0x06 /* gpmc_wpn.uart4_txd | MODE6 */
  119. >;
  120. };
  121.  
  122. uart5_pins: pinmux_uart5_pins {
  123. pinctrl-single,pins = <
  124. 0x0C4 0x24 /* lcd_data9.uart5_rxd | MODE4 */
  125. 0x0C0 0x04 /* lcd_data8.uart5_txd | MODE4 */
  126. >;
  127. };
  128.  
  129. clkout2_pin: pinmux_clkout2_pin {
  130. pinctrl-single,pins = <
  131. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  132. >;
  133. };
  134.  
  135. cpsw_default: cpsw_default {
  136. pinctrl-single,pins = <
  137. /* Slave 1 */
  138. 0x110 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxerr.mii1_rxerr */
  139. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txen.mii1_txen */
  140. 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxdv.mii1_rxdv */
  141. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd3.mii1_txd3 */
  142. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd2.mii1_txd2 */
  143. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd1.mii1_txd1 */
  144. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd0.mii1_txd0 */
  145. 0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_txclk.mii1_txclk */
  146. 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
  147. 0x134 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd3.mii1_rxd3 */
  148. 0x138 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd2.mii1_rxd2 */
  149. 0x13c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd1.mii1_rxd1 */
  150. 0x140 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd0.mii1_rxd0 */
  151. >;
  152. };
  153.  
  154. cpsw_sleep: cpsw_sleep {
  155. pinctrl-single,pins = <
  156. /* Slave 1 reset value */
  157. 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  158. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  159. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  160. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  161. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  162. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  163. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  164. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  165. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  166. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  167. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  168. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  169. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  170. >;
  171. };
  172.  
  173. davinci_mdio_default: davinci_mdio_default {
  174. pinctrl-single,pins = <
  175. /* MDIO */
  176. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  177. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  178. >;
  179. };
  180.  
  181. davinci_mdio_sleep: davinci_mdio_sleep {
  182. pinctrl-single,pins = <
  183. /* MDIO reset value */
  184. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  185. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  186. >;
  187. };
  188.  
  189. mmc1_pins: pinmux_mmc1_pins {
  190. pinctrl-single,pins = <
  191. 0x160 (PIN_INPUT | MUX_MODE7) /* GPIO0_6 */
  192. >;
  193. };
  194.  
  195. emmc_pins: pinmux_emmc_pins {
  196. pinctrl-single,pins = <
  197. 0x80 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */
  198. 0x84 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */
  199. 0x00 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */
  200. 0x04 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */
  201. 0x08 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */
  202. 0x0c (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */
  203. 0x10 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad4.mmc1_dat4 */
  204. 0x14 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad5.mmc1_dat5 */
  205. 0x18 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad6.mmc1_dat6 */
  206. 0x1c (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad7.mmc1_dat7 */
  207. >;
  208. };
  209.  
  210. spi0_pins: pinmux_spi0_pins {
  211. pinctrl-single,pins = <
  212. 0x150 (PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_sclk.spi0_sclk */
  213. 0x154 (PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d0.spi0_d0 */
  214. 0x158 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* spi0_d1.spi0_d1 */
  215. 0x15c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* spi0_cs0.spi0_cs0 */
  216. >;
  217. };
  218.  
  219. ehrpwm1_pin_p9_14: pinmux_ehrpwm1_pin_p9_14 {
  220. pinctrl-single,pins = <
  221. 0x048 0x6 /* P9_14 (ZCZ ball U14) | MODE 6 */
  222. >;
  223. };
  224.  
  225. ehrpwm1_pin_p9_16: pinmux_ehrpwm1_pin_p9_16 {
  226. pinctrl-single,pins = <
  227. 0x04c 0x6 /* P9_16 (ZCZ ball T14) | MODE 6 */
  228. >;
  229. };
  230.  
  231. ecap0_pin_p9_42: pinmux_ecap0_pin_p9_42 {
  232. pinctrl-single,pins = <
  233. 0x164 0x0 /* P9_42 (ZCZ ball C18) | MODE 0 */
  234. >;
  235. };
  236.  
  237. bone_lcd4_cape_led_00A0_pins: pinmux_bone_lcd4_cape_led_00A0_pins {
  238. pinctrl-single,pins = <
  239. 0x48 0x07 /* gpmc_a2.gpio1_18, OUTPUT | MODE7 */
  240. >;
  241. };
  242.  
  243. bone_lcd4_cape_lcd_pins: pinmux_bone_lcd4_cape_lcd_pins {
  244. pinctrl-single,pins = <
  245. 0xa0 0x08 /* lcd_data0.lcd_data0, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  246. 0xa4 0x08 /* lcd_data1.lcd_data1, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  247. 0xa8 0x08 /* lcd_data2.lcd_data2, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  248. 0xac 0x08 /* lcd_data3.lcd_data3, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  249. 0xb0 0x08 /* lcd_data4.lcd_data4, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  250. 0xb4 0x08 /* lcd_data5.lcd_data5, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  251. 0xb8 0x08 /* lcd_data6.lcd_data6, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  252. 0xbc 0x08 /* lcd_data7.lcd_data7, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  253. 0xc0 0x08 /* lcd_data8.lcd_data8, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  254. 0xc4 0x08 /* lcd_data9.lcd_data9, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  255. 0xc8 0x08 /* lcd_data10.lcd_data10, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  256. 0xcc 0x08 /* lcd_data11.lcd_data11, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  257. 0xd0 0x08 /* lcd_data12.lcd_data12, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  258. 0xd4 0x08 /* lcd_data13.lcd_data13, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  259. 0xd8 0x08 /* lcd_data14.lcd_data14, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  260. 0xdc 0x08 /* lcd_data15.lcd_data15, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT | AM33XX_PULL_DISA */
  261. 0xe0 0x00 /* lcd_vsync.lcd_vsync, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT */
  262. 0xe4 0x00 /* lcd_hsync.lcd_hsync, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT */
  263. 0xe8 0x00 /* lcd_pclk.lcd_pclk, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT */
  264. 0xec 0x00 /* lcd_ac_bias_en.lcd_ac_bias_en, OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT */
  265. 0x4c 0x27 /* TSC_INT gpmc_a3.gpio1_19, INPUT | MODE7 */
  266.  
  267. /*Modifications for 3100*/
  268.  
  269. 0x3c 0x09 /* lcd_data16: gpmc_ad15 with mode = 1. pin pull disabled */
  270. 0x38 0x09 /* lcd_data17: gpmc_ad14 with mode = 1. pin pull disabled */
  271. 0x34 0x09 /* lcd_data18: gpmc_ad14 with mode = 1. pin pull disabled */
  272. 0x30 0x09 /* lcd_data19: gpmc_ad14 with mode = 1. pin pull disabled */
  273. 0x2C 0x09 /* lcd_data20: gpmc_ad14 with mode = 1. pin pull disabled */
  274. 0x28 0x09 /* lcd_data21: gpmc_ad14 with mode = 1. pin pull disabled */
  275. 0x24 0x09 /* lcd_data22: gpmc_ad14 with mode = 1. pin pull disabled */
  276. 0x20 0x09 /* lcd_data23: gpmc_ad14 with mode = 1. pin pull disabled */
  277. >;
  278. };
  279. };
  280.  
  281. &uart0 {
  282. pinctrl-names = "default";
  283. pinctrl-0 = <&uart0_pins>;
  284.  
  285. status = "okay";
  286. };
  287.  
  288. &uart1 {
  289. pinctrl-names = "default";
  290. pinctrl-0 = <&uart1_pins>;
  291.  
  292. status = "okay";
  293. };
  294.  
  295. &usb {
  296. status = "okay";
  297.  
  298. control@44e10000 {
  299. status = "okay";
  300. };
  301.  
  302. usb-phy@47401300 {
  303. status = "okay";
  304. };
  305.  
  306. usb-phy@47401b00 {
  307. status = "okay";
  308. };
  309.  
  310. usb@47401000 {
  311. status = "okay";
  312. };
  313.  
  314. usb@47401800 {
  315. status = "okay";
  316. dr_mode = "host";
  317. };
  318.  
  319. dma-controller@07402000 {
  320. status = "okay";
  321. };
  322. };
  323.  
  324. &i2c0 {
  325. pinctrl-names = "default";
  326. pinctrl-0 = <&i2c0_pins>;
  327.  
  328. status = "okay";
  329. clock-frequency = <400000>;
  330.  
  331. tps: tps@24 {
  332. reg = <0x24>;
  333. };
  334.  
  335. baseboard_eeprom: baseboard_eeprom@50 {
  336. compatible = "at,24c256";
  337. reg = <0x50>;
  338. };
  339. };
  340.  
  341. &i2c2 {
  342. status = "okay";
  343. pinctrl-names = "default";
  344. pinctrl-0 = <&i2c2_pins>;
  345.  
  346. clock-frequency = <100000>;
  347.  
  348. cape_eeprom0: cape_eeprom0@54 {
  349. compatible = "at,24c256";
  350. reg = <0x54>;
  351. };
  352.  
  353. cape_eeprom1: cape_eeprom1@55 {
  354. compatible = "at,24c256";
  355. reg = <0x55>;
  356. };
  357.  
  358. cape_eeprom2: cape_eeprom2@56 {
  359. compatible = "at,24c256";
  360. reg = <0x56>;
  361. };
  362.  
  363. cape_eeprom3: cape_eeprom3@57 {
  364. compatible = "at,24c256";
  365. reg = <0x57>;
  366. };
  367. };
  368.  
  369. &epwmss0 {
  370. pinctrl-names = "default";
  371. pinctrl-0 = <&ecap0_pin_p9_42>;
  372. status = "okay";
  373.  
  374. ecap@48300100 {
  375. status = "okay";
  376. };
  377. };
  378.  
  379. &epwmss1 {
  380. pinctrl-names = "default";
  381. pinctrl-0 = <
  382. &ehrpwm1_pin_p9_14
  383. &ehrpwm1_pin_p9_16
  384. >;
  385.  
  386. status = "okay";
  387.  
  388. ehrpwm@48302200 {
  389. status = "okay";
  390. };
  391. };
  392.  
  393. &spi0 {
  394. pinctrl-names = "default";
  395. pinctrl-0 = <&spi0_pins>;
  396. status = "okay";
  397.  
  398. spidev0: spi@0 {
  399. compatible = "spidev";
  400. reg = <0>;
  401. spi-max-frequency = <16000000>;
  402. spi-cpha;
  403. };
  404.  
  405. spidev1: spi@1 {
  406. compatible = "spidev";
  407. reg = <1>;
  408. spi-max-frequency = <16000000>;
  409. };
  410. };
  411.  
  412. &tscadc {
  413. status = "okay";
  414. adc {
  415. ti,adc-channels = <4 5 6>;
  416. };
  417. };
  418.  
  419. /include/ "tps65217.dtsi"
  420.  
  421. &tps {
  422. regulators {
  423. dcdc1_reg: regulator@0 {
  424. regulator-always-on;
  425. };
  426.  
  427. dcdc2_reg: regulator@1 {
  428. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  429. regulator-name = "vdd_mpu";
  430. regulator-min-microvolt = <925000>;
  431. regulator-max-microvolt = <1325000>;
  432. regulator-boot-on;
  433. regulator-always-on;
  434. };
  435.  
  436. dcdc3_reg: regulator@2 {
  437. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  438. regulator-name = "vdd_core";
  439. regulator-min-microvolt = <925000>;
  440. regulator-max-microvolt = <1150000>;
  441. regulator-boot-on;
  442. regulator-always-on;
  443. };
  444.  
  445. ldo1_reg: regulator@3 {
  446. regulator-always-on;
  447. };
  448.  
  449. ldo2_reg: regulator@4 {
  450. regulator-always-on;
  451. };
  452.  
  453. ldo3_reg: regulator@5 {
  454. regulator-always-on;
  455. };
  456.  
  457. ldo4_reg: regulator@6 {
  458. regulator-always-on;
  459. };
  460. };
  461.  
  462. backlight {
  463. compatible = "not-tps65217-backlight";
  464. isel = <1>;
  465. fdim = <200>;
  466. brightness = <100>;
  467. tps = <&tps>;
  468. };
  469. };
  470.  
  471. &cpsw_emac0 {
  472. phy_id = <&davinci_mdio>, <0>;
  473. phy-mode = "mii";
  474. };
  475.  
  476. &cpsw_emac1 {
  477. phy_id = <&davinci_mdio>, <1>;
  478. phy-mode = "mii";
  479. };
  480.  
  481. &mac {
  482. pinctrl-names = "default", "sleep";
  483. pinctrl-0 = <&cpsw_default>;
  484. pinctrl-1 = <&cpsw_sleep>;
  485.  
  486. };
  487.  
  488. &davinci_mdio {
  489. pinctrl-names = "default", "sleep";
  490. pinctrl-0 = <&davinci_mdio_default>;
  491. pinctrl-1 = <&davinci_mdio_sleep>;
  492. };
  493.  
  494. &mmc1 {
  495. status = "okay";
  496. bus-width = <0x4>;
  497. pinctrl-names = "default";
  498. pinctrl-0 = <&mmc1_pins>;
  499. cd-gpios = <&gpio0 6 GPIO_ACTIVE_HIGH>;
  500. cd-inverted;
  501. };
  502.  
  503. / {
  504. ocp {
  505. tscadc {
  506. compatible = "ti,ti-tscadc";
  507. reg = <0x44e0d000 0x1000>;
  508.  
  509. interrupt-parent = <&intc>;
  510. interrupts = <16>;
  511. ti,hwmods = "adc_tsc";
  512. status = "okay";
  513.  
  514. tsc {
  515. ti,wires = <4>;
  516. ti,x-plate-resistance = <200>;
  517. ti,coordinate-readouts = <5>;
  518. ti,wire-config = <0x00 0x11 0x22 0x33>;
  519. };
  520.  
  521. adc {
  522. ti,adc-channels = <4 5 6 7>;
  523. };
  524. };
  525.  
  526. gpio-leds-cape-lcd4 {
  527. compatible = "gpio-leds";
  528. pinctrl-names = "default";
  529.  
  530. pinctrl-0 = <&bone_lcd4_cape_led_00A0_pins>;
  531.  
  532. lcd4-led0 {
  533. label = "lcd4:green:usr0";
  534. gpios = <&gpio2 18 0>;
  535. linux,default-trigger = "heartbeat";
  536. default-state = "off";
  537. };
  538. };
  539.  
  540. /* Settings for NHD-4.3-ATXI#-T-1 / LCD4 cape: */
  541. panel {
  542. compatible = "tilcdc,panel";
  543. pinctrl-names = "default";
  544. pinctrl-0 = <&bone_lcd4_cape_lcd_pins>;
  545. panel-info {
  546. ac-bias = <255>;
  547. ac-bias-intrpt = <0>;
  548. dma-burst-sz = <16>;
  549. bpp = <24>;
  550. fdd = <0x80>;
  551. tft-alt-mode = <0>;
  552. stn-565-mode = <0>;
  553. mono-8bit-mode = <0>;
  554. sync-edge = <0>;
  555. sync-ctrl = <0>;
  556. raster-order = <1>;
  557. fifo-th = <0>;
  558. };
  559. display-timings {
  560. native-mode = <&timing0>;
  561. timing0: 480x640 {
  562. hactive = <640>;
  563. vactive = <480>;
  564. hback-porch = <144>;
  565. hfront-porch = <9>;
  566. hsync-len = <5>;
  567. vback-porch = <13>;
  568. vfront-porch = <4>;
  569. vsync-len = <10>;
  570. clock-frequency = <25000000>;
  571. hsync-active = <0>;
  572. vsync-active = <0>;
  573. };
  574. };
  575. };
  576.  
  577. fb {
  578. compatible = "ti,am33xx-tilcdc";
  579. reg = <0x4830e000 0x1000>;
  580. interrupt-parent = <&intc>;
  581. interrupts = <36>;
  582. ti,hwmods = "lcdc";
  583. };
  584.  
  585.  
  586. //FIXME: these pwm's still need work, this guild isn't working..
  587. //http://elinux.org/EBC_Exercise_13_Pulse_Width_Modulation
  588. pwm_test_P9_14@0 {
  589. compatible = "pwm_test";
  590. pwms = <&ehrpwm1 0 500000 1>;
  591. pwm-names = "PWM_P9_14";
  592. pinctrl-names = "default";
  593. pinctrl-0 = <&ehrpwm1_pin_p9_14>;
  594. enabled = <1>;
  595. duty = <0>;
  596. status = "okay";
  597. };
  598.  
  599. pwm_test_P9_16@0 {
  600. compatible = "pwm_test";
  601. pwms = <&ehrpwm1 0 500000 1>;
  602. pwm-names = "PWM_P9_16";
  603. pinctrl-names = "default";
  604. pinctrl-0 = <&ehrpwm1_pin_p9_16>;
  605. enabled = <1>;
  606. duty = <0>;
  607. status = "okay";
  608. };
  609.  
  610. pwm_test_P9_42 {
  611. compatible = "pwm_test";
  612. pwms = <&ecap0 0 500000 1>;
  613. pwm-names = "PWM_P9_42";
  614. pinctrl-names = "default";
  615. pinctrl-0 = <&ecap0_pin_p9_42>;
  616. enabled = <1>;
  617. duty = <0>;
  618. status = "okay";
  619. };
  620. };
  621. };
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement