API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Dec 5th, 2015
340
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 6.05 KB | None | 0 0
raw download clone embed print report
  1. Dec 5 14:45:06 chrome alex: *** start ***
  2.  
  3. *** I executed - 'xset dpms force off' here
  4.  
  5. Dec 5 14:45:11 chrome kernel: [ 390.383395] [drm:intel_edp_backlight_off]
  6. Dec 5 14:45:11 chrome kernel: [ 390.438418] [drm:intel_panel_actually_set_backlight] set backlight PWM = 0
  7. Dec 5 14:45:11 chrome kernel: [ 390.442354] [drm:edp_panel_vdd_on] Turning eDP port A VDD on
  8. Dec 5 14:45:11 chrome kernel: [ 390.442365] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b
  9. Dec 5 14:45:11 chrome kernel: [ 390.442566] [drm:edp_panel_off] Turn eDP port A panel power off
  10. Dec 5 14:45:11 chrome kernel: [ 390.442574] [drm:wait_panel_off] Wait for panel power off time
  11. Dec 5 14:45:11 chrome kernel: [ 390.442579] [drm:wait_panel_status] mask b0000000 value 00000000 status 80000008 control abcd0000
  12. Dec 5 14:45:11 chrome kernel: [ 390.497920] [drm:wait_panel_status] Wait complete
  13. Dec 5 14:45:11 chrome kernel: [ 390.497938] [drm:intel_display_power_put] disabling always-on
  14. Dec 5 14:45:11 chrome kernel: [ 390.497945] [drm:check_encoder_state] [ENCODER:31:TMDS-31]
  15. Dec 5 14:45:11 chrome kernel: [ 390.497948] [drm:check_encoder_state] [ENCODER:39:TMDS-39]
  16. Dec 5 14:45:11 chrome kernel: [ 390.497950] [drm:check_encoder_state] [ENCODER:41:DP MST-41]
  17. Dec 5 14:45:11 chrome kernel: [ 390.497952] [drm:check_encoder_state] [ENCODER:42:DP MST-42]
  18. Dec 5 14:45:11 chrome kernel: [ 390.497953] [drm:check_encoder_state] [ENCODER:43:DP MST-43]
  19. Dec 5 14:45:11 chrome kernel: [ 390.497955] [drm:check_crtc_state] [CRTC:21]
  20. Dec 5 14:45:11 chrome kernel: [ 390.497958] [drm:check_crtc_state] [CRTC:25]
  21. Dec 5 14:45:11 chrome kernel: [ 390.497959] [drm:check_crtc_state] [CRTC:29]
  22. Dec 5 14:45:11 chrome kernel: [ 390.497961] [drm:check_shared_dpll_state] WRPLL 1
  23. Dec 5 14:45:11 chrome kernel: [ 390.497964] [drm:check_shared_dpll_state] WRPLL 2
  24.  
  25. *** here I pressed a button to exit dmps off state
  26.  
  27. Dec 5 14:45:22 chrome kernel: [ 401.820229] [drm:intel_display_power_get] enabling always-on
  28. Dec 5 14:45:22 chrome kernel: [ 401.820270] [drm:edp_panel_on] Turn eDP port A panel power on
  29. Dec 5 14:45:22 chrome kernel: [ 401.820277] [drm:wait_panel_power_cycle] Wait for panel power cycle
  30. Dec 5 14:45:22 chrome kernel: [ 401.820284] [drm:wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000
  31. Dec 5 14:45:22 chrome kernel: [ 401.820290] [drm:wait_panel_status] Wait complete
  32. Dec 5 14:45:22 chrome kernel: [ 401.820297] [drm:wait_panel_on] Wait for panel power on
  33. Dec 5 14:45:22 chrome kernel: [ 401.820304] [drm:wait_panel_status] mask b000000f value 80000008 status 0000000a control abcd0003
  34. Dec 5 14:45:22 chrome kernel: [ 401.860618] [drm:wait_panel_status] Wait complete
  35. Dec 5 14:45:22 chrome kernel: [ 401.860637] [drm:edp_panel_vdd_on] Turning eDP port A VDD on
  36. Dec 5 14:45:22 chrome kernel: [ 401.860652] [drm:edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000b
  37. Dec 5 14:45:22 chrome kernel: [ 401.864182] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  38. Dec 5 14:45:22 chrome kernel: [ 401.871961] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  39. Dec 5 14:45:22 chrome kernel: [ 401.879945] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  40. Dec 5 14:45:22 chrome kernel: [ 401.884416] [drm:intel_dp_sink_dpms] failed to enable sink power state
  41. Dec 5 14:45:22 chrome kernel: [ 401.888534] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  42. Dec 5 14:45:22 chrome kernel: [ 401.892041] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  43. Dec 5 14:45:22 chrome kernel: [ 401.892045] [drm:intel_dp_set_signal_levels] Using signal levels 00000000
  44. Dec 5 14:45:22 chrome kernel: [ 401.892046] [drm:intel_dp_set_signal_levels] Using vswing level 0
  45. Dec 5 14:45:22 chrome kernel: [ 401.892048] [drm:intel_dp_set_signal_levels] Using pre-emphasis level 0
  46. Dec 5 14:45:22 chrome kernel: [ 401.895559] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  47. Dec 5 14:45:22 chrome kernel: [ 401.895591] [drm:intel_dp_start_link_train [i915]] *ERROR* failed to enable link training
  48. Dec 5 14:45:22 chrome kernel: [ 401.899110] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  49. Dec 5 14:45:22 chrome kernel: [ 401.899136] [drm:intel_dp_complete_link_train [i915]] *ERROR* failed to start channel equalization
  50. Dec 5 14:45:22 chrome kernel: [ 401.902761] [drm:intel_dp_aux_ch] dp_aux_ch timeout status 0x7415010e
  51. Dec 5 14:45:22 chrome kernel: [ 401.902765] [drm:intel_edp_backlight_on]
  52. Dec 5 14:45:22 chrome kernel: [ 401.902767] [drm:intel_panel_enable_backlight] pipe A
  53. Dec 5 14:45:22 chrome kernel: [ 401.902776] [drm:intel_panel_actually_set_backlight] set backlight PWM = 600
  54. Dec 5 14:45:22 chrome kernel: [ 401.902783] [drm:intel_psr_enable] PSR not supported by this panel
  55. Dec 5 14:45:22 chrome kernel: [ 401.902785] [drm:intel_edp_drrs_enable] Panel doesn't support DRRS
  56. Dec 5 14:45:22 chrome kernel: [ 401.916087] [drm:intel_connector_check_state] [CONNECTOR:32:eDP-1]
  57. Dec 5 14:45:22 chrome kernel: [ 401.916095] [drm:check_encoder_state] [ENCODER:31:TMDS-31]
  58. Dec 5 14:45:22 chrome kernel: [ 401.916098] [drm:check_encoder_state] [ENCODER:39:TMDS-39]
  59. Dec 5 14:45:22 chrome kernel: [ 401.916100] [drm:check_encoder_state] [ENCODER:41:DP MST-41]
  60. Dec 5 14:45:22 chrome kernel: [ 401.916102] [drm:check_encoder_state] [ENCODER:42:DP MST-42]
  61. Dec 5 14:45:22 chrome kernel: [ 401.916104] [drm:check_encoder_state] [ENCODER:43:DP MST-43]
  62. Dec 5 14:45:22 chrome kernel: [ 401.916105] [drm:check_crtc_state] [CRTC:21]
  63. Dec 5 14:45:22 chrome kernel: [ 401.916120] [drm:check_crtc_state] [CRTC:25]
  64. Dec 5 14:45:22 chrome kernel: [ 401.916122] [drm:check_crtc_state] [CRTC:29]
  65. Dec 5 14:45:22 chrome kernel: [ 401.916124] [drm:check_shared_dpll_state] WRPLL 1
  66. Dec 5 14:45:22 chrome kernel: [ 401.916126] [drm:check_shared_dpll_state] WRPLL 2
  67. Dec 5 14:45:25 chrome kernel: [ 404.898066] [drm:edp_panel_vdd_off_sync] Turning eDP port A VDD off
  68. Dec 5 14:45:25 chrome kernel: [ 404.898084] [drm:edp_panel_vdd_off_sync] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd0007
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!