LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY lab6_a IS
    PORT ( x2,x3,x4 : in std_logic;
                         f : out std_logic);
END lab6_a ;

ARCHITECTURE Behavior OF lab6_a IS
BEGIN

   f<= NOT ((NOT x2) AND x3 AND x4);

END Behavior ;