API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Mar 1st, 2016
194
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 22.33 KB | None | 0 0
raw download clone embed print report
  1. OpenBSD 5.9-current (GENERICplus) #0: Mon Mar 2 13:14:11 CET 2015
  2. micha@micha-ultrabook.nimda.nx:/usr/src/sys/arch/amd64/compile/GENERICplus
  3. real mem = 8370864128 (7983MB)
  4. avail mem = 8112869376 (7737MB)
  5. mpath0 at root
  6. scsibus0 at mpath0: 256 targets
  7. mainbus0 at root
  8. bios0 at mainbus0: SMBIOS rev. 2.8 @ 0xd67c9000 (28 entries)
  9. bios0: vendor American Megatrends Inc. version "UX305FA.207" date 02/05/2015
  10. bios0: ASUSTeK COMPUTER INC. UX305FA
  11. acpi0 at bios0: rev 2
  12. acpi0: sleep states S0 S3 S4 S5
  13. acpi0: tables DSDT FACP APIC FPDT FIDT ECDT MCFG HPET SSDT UEFI SSDT ASF! SSDT SSDT TPM2 SSDT SSDT SSDT PCCT SSDT SSDT DMAR BGRT MSDM
  14. acpi0: wakeup devices PEGP(S4) PEG0(S4) PEGP(S4) PEG1(S4) PEGP(S4) PEG2(S4) RP01(S4) RP02(S4) RP03(S4) RP04(S4) RP05(S4) RP06(S4) RP07(S4) RP08(S4) GLAN(S4) EHC1(S3) [...]
  15. acpitimer0 at acpi0: 3579545 Hz, 24 bits
  16. acpimadt0 at acpi0 addr 0xfee00000: PC-AT compat
  17. cpu0 at mainbus0: apid 0 (boot processor)
  18. cpu0: Intel(R) Core(TM) M-5Y71 CPU @ 1.20GHz, 2594.45 MHz
  19. cpu0: FPU,VME,DE,PSE,TSC,MSR,PAE,MCE,CX8,APIC,SEP,MTRR,PGE,MCA,CMOV,PAT,PSE36,CFLUSH,DS,ACPI,MMX,FXSR,SSE,SSE2,SS,HTT,TM,PBE,SSE3,PCLMUL,DTES64,MWAIT,DS-CPL,VMX,SMX,EST,TM2,SSSE3,FMA3,CX16,xTPR,PDCM,PCID,SSE4.1,SSE4.2,x2APIC,MOVBE,POPC NT,DEADLINE,AES,XSAVE,AVX,F16C,RDRAND,NXE,PAGE1GB,LONG,LAHF,ABM,3DNOWP,PERF,ITSC,FSGSBASE,BMI1,HLE,AVX2,SMEP,BMI2,ERMS,INVPCID,RTM,RDSEED,ADX,SMAP,PT,SENSOR,ARAT
  20. cpu0: 256KB 64b/line 8-way L2 cache
  21. cpu0: smt 0, core 0, package 0
  22. mtrr: Pentium Pro MTRR support, 10 var ranges, 88 fixed ranges
  23. cpu0: apic clock running at 99MHz
  24. cpu0: mwait min=64, max=64, C-substates=0.2.1.2.4.1.1.1, IBE
  25. cpu at mainbus0: not configured
  26. cpu at mainbus0: not configured
  27. cpu at mainbus0: not configured
  28. ioapic0 at mainbus0: apid 2 pa 0xfec00000, version 20, 40 pins
  29. acpimadt0: bogus nmi for apid 0
  30. acpimadt0: bogus nmi for apid 2
  31. acpimadt0: bogus nmi for apid 1
  32. acpimadt0: bogus nmi for apid 3
  33. acpiec0 at acpi0
  34. acpimcfg0 at acpi0 addr 0xf8000000, bus 0-63
  35. acpihpet0 at acpi0: 14318179 Hz
  36. acpiprt0 at acpi0: bus 0 (PCI0)
  37. acpiprt1 at acpi0: bus -1 (PEG0)
  38. acpiprt2 at acpi0: bus -1 (PEG1)
  39. acpiprt3 at acpi0: bus -1 (PEG2)
  40. acpiprt4 at acpi0: bus 1 (RP01)
  41. acpiprt5 at acpi0: bus -1 (RP02)
  42. acpiprt6 at acpi0: bus -1 (RP03)
  43. acpiprt7 at acpi0: bus 2 (RP04)
  44. acpiprt8 at acpi0: bus -1 (RP05)
  45. acpiprt9 at acpi0: bus -1 (RP06)
  46. acpiprt10 at acpi0: bus -1 (RP07)
  47. acpiprt11 at acpi0: bus -1 (RP08)
  48. acpicpu0 at acpi0: C3(200@506 mwait.1@0x60), C2(200@148 mwait.1@0x33), C1(1000@1 mwait.1), PSS
  49. acpipwrres0 at acpi0: PG00, resource for PEG0
  50. acpipwrres1 at acpi0: PG01, resource for PEG1
  51. acpipwrres2 at acpi0: PG02, resource for PEG2
  52. acpitz0 at acpi0: critical temperature is 98 degC
  53. acpipwrres3 at acpi0: FN00, resource for FAN0
  54. acpipwrres4 at acpi0: FN01, resource for FAN1
  55. acpipwrres5 at acpi0: FN02, resource for FAN2
  56. acpipwrres6 at acpi0: FN03, resource for FAN3
  57. acpipwrres7 at acpi0: FN04, resource for FAN4
  58. acpitz1 at acpi0: critical temperature is 105 degC
  59. acpitz2 at acpi0: critical temperature is 105 degC
  60. dwiic at acpi0 not configured
  61. dwiic at acpi0 not configured
  62. acpiac0 at acpi0: AC unit online
  63. acpibat0 at acpi0: BAT0 model "ASUS Battery" serial type LIon oem "ASUSTeK"
  64. acpibtn0 at acpi0: LID_
  65. acpibtn1 at acpi0: SLPB
  66. acpivideo0 at acpi0: GFX0
  67. acpivout0 at acpivideo0: LCDD
  68. cpu0: Enhanced SpeedStep 2594 MHz: speeds: 1401, 1400, 1300, 1200, 1100, 1000, 900, 800, 700, 600, 500 MHz
  69. pci0 at mainbus0 bus 0
  70. pchb0 at pci0 dev 0 function 0 "Intel Core 5G Host" rev 0x09
  71. inteldrm0 at pci0 dev 2 function 0 "Intel HD Graphics 5300" rev 0x09
  72. drm0 at inteldrm0
  73. [drm:pid0:intel_detect_pch] Found LynxPoint LP PCH
  74. drm: Memory usable by graphics device = 2048M
  75. [drm:pid0:i915_gem_gtt_init] GMADR size = 256M
  76. [drm:pid0:i915_gem_gtt_init] GTT stolen size = 128M
  77. [drm:pid0:intel_opregion_setup] graphic opregion physical addr: 0xd5760018
  78. [drm:pid0:intel_opregion_setup] Public ACPI methods supported
  79. [drm:pid0:intel_opregion_setup] SWSCI supported
  80. [drm:pid0:swsci] SWSCI request timed out
  81. [drm:pid0:swsci] SWSCI request already in progress
  82. [drm:pid0:swsci_setup] SWSCI GBDA callbacks 00000001, SBCB callbacks 00000001
  83. [drm:pid0:intel_opregion_setup] ASLE supported
  84. inteldrm0: msi
  85. drm: Supports vblank timestamp caching Rev 2 (21.10.2013).
  86. drm: Driver supports precise vblank timestamp query.
  87. [drm:pid0:init_vbt_defaults] Set default to SSC at 120000 kHz
  88. [drm:pid0:intel_parse_bios] Using VBT from OpRegion: $VBT HASWELL d
  89. [drm:pid0:parse_general_features] BDB_GENERAL_FEATURES int_tv_support 0 int_crt_support 0 lvds_use_ssc 0 lvds_ssc_freq 120000 display_clock_mode 0 fdi_rx_polarity_inverted 0
  90. [drm:pid0:parse_general_definitions] crt_ddc_bus_pin: 2
  91. [drm:pid0:parse_lfp_panel_data] Found panel mode in BIOS VBT tables:
  92. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"1024x768" 0 65000 1024 1048 1184 1344 768 771 777 806 0x8 0xa
  93. [drm:pid0:parse_lfp_panel_data] VBT initial LVDS value 300
  94. [drm:pid0:parse_lfp_backlight] VBT backlight PWM modulation frequency 200 Hz, active high, min brightness 0, level 255
  95. [drm:pid0:parse_sdvo_panel_data] Found SDVO panel mode in BIOS VBT tables:
  96. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"1600x1200" 0 162000 1600 1664 1856 2160 1200 1201 1204 1250 0x8 0xa
  97. [drm:pid0:parse_sdvo_device_mapping] No SDVO device info is found in VBT
  98. [drm:pid0:parse_mipi] No MIPI BDB found[drm:pid0:parse_ddi_port] Port A VBT info: DP:1 HDMI:0 DVI:0 EDP:1 CRT:0
  99. [drm:pid0:parse_ddi_port] VBT HDMI level shift for port A: 0
  100. [drm:pid0:parse_ddi_port] Port C VBT info: DP:0 HDMI:1 DVI:1 EDP:0 CRT:0
  101. [drm:pid0:parse_ddi_port] VBT HDMI level shift for port C: 7
  102. [drm:pid0:drm_irq_install] irq=-1
  103. [drm:pid0:intel_print_wm_latency] Primary WM0 latency 20 (2.0 usec)
  104. [drm:pid0:intel_print_wm_latency] Primary WM1 latency 50 (25.0 usec)
  105. [drm:pid0:intel_print_wm_latency] Primary WM2 latency 90 (45.0 usec)
  106. [drm:pid0:intel_print_wm_latency] Primary WM3 latency 130 (65.0 usec)
  107. [drm:pid0:intel_print_wm_latency] Primary WM4 latency 160 (80.0 usec)
  108. [drm:pid0:intel_print_wm_latency] Sprite WM0 latency 20 (2.0 usec)
  109. [drm:pid0:intel_print_wm_latency] Sprite WM1 latency 50 (25.0 usec)
  110. [drm:pid0:intel_print_wm_latency] Sprite WM2 latency 90 (45.0 usec)
  111. [drm:pid0:intel_print_wm_latency] Sprite WM3 latency 130 (65.0 usec)
  112. [drm:pid0:intel_print_wm_latency] Sprite WM4 latency 160 (80.0 usec)
  113. [drm:pid0:intel_print_wm_latency] Cursor WM0 latency 20 (2.0 usec)
  114. [drm:pid0:intel_print_wm_latency] Cursor WM1 latency 50 (25.0 usec)
  115. [drm:pid0:intel_print_wm_latency] Cursor WM2 latency 90 (45.0 usec)
  116. [drm:pid0:intel_print_wm_latency] Cursor WM3 latency 130 (65.0 usec)
  117. [drm:pid0:intel_print_wm_latency] Cursor WM4 latency 160 (80.0 usec)
  118. [drm:pid0:intel_modeset_init] 3 display pipes available.
  119. [drm:pid0:intel_ddi_pll_init] CDCLK running at 540000KHz
  120. [drm:pid0:intel_dp_init_connector] Adding eDP connector on port A
  121. [drm:pid0:intel_dp_i2c_init] i2c_init DPDDC-A
  122. [drm:pid0:ironlake_edp_panel_vdd_on] Turning eDP VDD on
  123. [drm:pid0:ironlake_edp_panel_vdd_on] PP_STATUS: 0x80000008 PP_CONTROL: 0xabcd000f
  124. [drm:pid0:intel_dp_init_panel_power_sequencer] cur t1_t3 0 t8 0 t9 0 t10 500 t11_t12 6000
  125. [drm:pid0:intel_dp_init_panel_power_sequencer] vbt t1_t3 2000 t8 10 t9 3000 t10 500 t11_t12 5000
  126. [drm:pid0:intel_dp_init_panel_power_sequencer] panel power up delay 200, power down delay 50, power cycle delay 600
  127. [drm:pid0:intel_dp_init_panel_power_sequencer] backlight on delay 1, off delay 300
  128. [drm:pid0:intel_dp_get_dpcd] Detected EDP PSR Panel.
  129. [drm:pid0:intel_dp_get_dpcd] Displayport TPS3 supported
  130. [drm:pid0:intel_dp_init_panel_power_sequencer_registers] panel power sequencer register settings: PP_ON 0x7d0000a, PP_OFF 0x1f40bb8, PP_DIV 0x4af06
  131. [drm:pid0:i2c_algo_dp_aux_exec] dp_aux_exec return 0
  132. [drm:pid0:i2c_algo_dp_aux_exec] dp_aux_exec return 0
  133. [drm:pid0:drm_edid_to_eld] ELD: no CEA Extension found
  134. [drm:pid0:intel_panel_setup_backlight] backlight initialized, enabled, brightness 937/937, sysfs interface registered
  135. [drm:pid0:i915_gem_setup_global_gtt] clearing unused GTT space: [0, 7ffff000]
  136. [drm:pid0:gen8_ppgtt_init] Allocated 2 pages for page directories (0 wasted)
  137. [drm:pid0:gen8_ppgtt_init] Allocated 1024 pages for page tables (0 wasted)
  138. [drm:pid0:init_status_page] render ring hws offset: 0x00000000
  139. [drm:pid0:init_pipe_control] render ring pipe control offset: 0x00021000
  140. [drm:pid0:init_status_page] bsd ring hws offset: 0x00022000
  141. [drm:pid0:init_status_page] blitter ring hws offset: 0x00043000
  142. [drm:pid0:init_status_page] video enhancement ring hws offset: 0x00064000
  143. [drm:pid0:create_default_context] Default HW context loaded
  144. [drm:pid0:i915_gem_context_init] HW context support initialized
  145. [drm:pid0:intel_modeset_readout_hw_state] [CRTC:3] hw state readout: enabled
  146. [drm:pid0:intel_modeset_readout_hw_state] [CRTC:5] hw state readout: disabled
  147. [drm:pid0:intel_modeset_readout_hw_state] [CRTC:7] hw state readout: disabled
  148. [drm:pid0:intel_ddi_get_crtc_pll] Pipe A connected to port A using clock 0x00000000
  149. [drm:pid0:intel_modeset_readout_hw_state] [ENCODER:9:TMDS-9] hw state readout: enabled, pipe A
  150. [drm:pid0:intel_modeset_readout_hw_state] [ENCODER:18:TMDS-18] hw state readout: disabled, pipe A
  151. [drm:pid0:intel_modeset_readout_hw_state] [CONNECTOR:10:eDP-1] hw state readout: enabled
  152. [drm:pid0:intel_modeset_readout_hw_state] [CONNECTOR:19:HDMI-A-1] hw state readout: disabled
  153. [drm:pid0:intel_dump_pipe_config] [CRTC:3][setup_hw_state] config for pipe A
  154. [drm:pid0:intel_dump_pipe_config] cpu_transcoder: P
  155. [drm:pid0:intel_dump_pipe_config] pipe bpp: 18, dithering: 0
  156. [drm:pid0:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  157. [drm:pid0:intel_dump_pipe_config] dp: 1, gmch_m: 3157174, gmch_n: 8388608, link_m: 350797, link_n: 524288, tu: 64
  158. [drm:pid0:intel_dump_pipe_config] requested mode:
  159. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 3200 0 0 0 1800 0 0 0 0x0 0x0
  160. [drm:pid0:intel_dump_pipe_config] adjusted mode:
  161. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0xa
  162. [drm:pid0:intel_dump_crtc_timings] crtc timings: 0 3200 3248 3280 3316 1800 1802 1807 1816, type: 0x0 flags: 0xa
  163. [drm:pid0:intel_dump_pipe_config] port clock: 0
  164. [drm:pid0:intel_dump_pipe_config] pipe src size: 3200x1800
  165. [drm:pid0:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  166. [drm:pid0:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  167. [drm:pid0:intel_dump_pipe_config] ips: 0
  168. [drm:pid0:intel_dump_pipe_config] double wide: 0
  169. [drm:pid0:intel_dump_pipe_config] [CRTC:5][setup_hw_state] config for pipe B
  170. [drm:pid0:intel_dump_pipe_config] cpu_transcoder: B
  171. [drm:pid0:intel_dump_pipe_config] pipe bpp: 0, dithering: 0
  172. [drm:pid0:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  173. [drm:pid0:intel_dump_pipe_config] dp: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  174. [drm:pid0:intel_dump_pipe_config] requested mode:
  175. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  176. [drm:pid0:intel_dump_pipe_config] adjusted mode:
  177. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  178. [drm:pid0:intel_dump_crtc_timings] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
  179. [drm:pid0:intel_dump_pipe_config] port clock: 0
  180. [drm:pid0:intel_dump_pipe_config] pipe src size: 0x0
  181. [drm:pid0:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  182. [drm:pid0:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  183. [drm:pid0:intel_dump_pipe_config] ips: 0
  184. [drm:pid0:intel_dump_pipe_config] double wide: 0
  185. [drm:pid0:intel_dump_pipe_config] [CRTC:7][setup_hw_state] config for pipe C
  186. [drm:pid0:intel_dump_pipe_config] cpu_transcoder: C
  187. [drm:pid0:intel_dump_pipe_config] pipe bpp: 0, dithering: 0
  188. [drm:pid0:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  189. [drm:pid0:intel_dump_pipe_config] dp: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  190. [drm:pid0:intel_dump_pipe_config] requested mode:
  191. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  192. [drm:pid0:intel_dump_pipe_config] adjusted mode:
  193. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  194. [drm:pid0:intel_dump_crtc_timings] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
  195. [drm:pid0:intel_dump_pipe_config] port clock: 0
  196. [drm:pid0:intel_dump_pipe_config] pipe src size: 0x0
  197. [drm:pid0:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  198. [drm:pid0:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  199. [drm:pid0:intel_dump_pipe_config] ips: 0
  200. [drm:pid0:intel_dump_pipe_config] double wide: 0
  201. [drm:pid0:intel_connector_check_state] [CONNECTOR:10:eDP-1]
  202. [drm:pid0:check_encoder_state] [ENCODER:9:TMDS-9]
  203. [drm:pid0:check_encoder_state] [ENCODER:18:TMDS-18]
  204. [drm:pid0:check_crtc_state] [CRTC:3]
  205. [drm:pid0:check_crtc_state] [CRTC:5]
  206. [drm:pid0:check_crtc_state] [CRTC:7]
  207. [drm:pid0:drm_helper_probe_single_connector_modes] [CONNECTOR:10:eDP-1]
  208. [drm:pid0:intel_dp_detect] [CONNECTOR:10:eDP-1]
  209. [drm:pid0:intel_dp_probe_oui] Sink OUI: 0022b9
  210. [drm:pid0:intel_dp_probe_oui] Branch OUI: 000000
  211. [drm:pid0:drm_edid_to_eld] ELD: no CEA Extension found
  212. [drm:pid0:drm_helper_probe_single_connector_modes] [CONNECTOR:10:eDP-1] probed modes :
  213. [drm:pid0:drm_mode_debug_printmodeline] Modeline 11:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  214. [drm:pid0:drm_mode_debug_printmodeline] Modeline 12:"3200x1800" 48 361310 3200 3248 3280 3680 1800 1802 1807 2045 0x40 0xa
  215. [drm:pid0:drm_helper_probe_single_connector_modes] [CONNECTOR:19:HDMI-A-1]
  216. [drm:pid0:intel_hdmi_detect] [CONNECTOR:19:HDMI-A-1]
  217. [drm:pid0:drm_helper_probe_single_connector_modes] [CONNECTOR:19:HDMI-A-1] disconnected
  218. [drm:pid0:drm_setup_crtcs]
  219. [drm:pid0:drm_enable_connectors] connector 10 enabled? yes
  220. [drm:pid0:drm_enable_connectors] connector 19 enabled? no
  221. [drm:pid0:drm_target_preferred] looking for cmdline mode on connector 10
  222. [drm:pid0:drm_target_preferred] looking for preferred mode on connector 10
  223. [drm:pid0:drm_target_preferred] found mode 3200x1800
  224. [drm:pid0:drm_setup_crtcs] picking CRTCs for 8192x8192 config
  225. [drm:pid0:drm_setup_crtcs] desired mode 3200x1800 set on crtc 3
  226. [drm:pid0:intelfb_create] no BIOS fb, allocating a new one
  227. [drm:pid0:drm_framebuffer_reference] FB ID: 24
  228. [drm:pid0:intelfb_create] allocated 3200x1800 fb: 0x000a2000, bo 0xffffff021ddffb40
  229. inteldrm0: 3200x1800
  230. [drm:pid0:intel_crtc_cursor_set] cursor off
  231. [drm:pid0:intel_crtc_set_config] [CRTC:3] [FB:24] #connectors=1 (x y) (0 0)
  232. [drm:pid0:intel_set_config_compute_mode_changes] inactive crtc, full mode set
  233. [drm:pid0:intel_set_config_compute_mode_changes] modes are different, full mode set
  234. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
  235. [drm:pid0:drm_mode_debug_printmodeline] Modeline 23:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  236. [drm:pid0:intel_set_config_compute_mode_changes] computed changes for [CRTC:3], mode_changed=1, fb_changed=0
  237. [drm:pid0:intel_modeset_stage_output_state] [CONNECTOR:10:eDP-1] to [CRTC:3]
  238. [drm:pid0:intel_modeset_affected_pipes] set mode pipe masks: modeset: 1, prepare: 1, disable: 0
  239. [drm:pid0:connected_sink_compute_bpp] [CONNECTOR:10:eDP-1] checking for sink bpp constrains
  240. [drm:pid0:intel_dp_compute_config] DP link computation with max lane count 4 max bw 14 pixel clock 361310KHz
  241. [drm:pid0:intel_dp_compute_config] clamping bpp for eDP panel to BIOS-provided 18
  242. [drm:pid0:intel_dp_compute_config] DP link bw 0a lane count 4 clock 270000 bpp 18
  243. [drm:pid0:intel_dp_compute_config] DP link bw required 650358 available 864000
  244. [drm:pid0:intel_modeset_pipe_config] plane bpp: 24, pipe bpp: 18, dithering: 1
  245. [drm:pid0:intel_dump_pipe_config] [CRTC:3][modeset] config for pipe A
  246. [drm:pid0:intel_dump_pipe_config] cpu_transcoder: P
  247. [drm:pid0:intel_dump_pipe_config] pipe bpp: 18, dithering: 1
  248. [drm:pid0:intel_dump_pipe_config] fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
  249. [drm:pid0:intel_dump_pipe_config] dp: 1, gmch_m: 6314349, gmch_n: 8388608, link_m: 701594, link_n: 524288, tu: 64
  250. [drm:pid0:intel_dump_pipe_config] requested mode:
  251. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  252. [drm:pid0:intel_dump_pipe_config] adjusted mode:
  253. [drm:pid0:drm_mode_debug_printmodeline] Modeline 0:"3200x1800" 60 361310 3200 3248 3280 3316 1800 1802 1807 1816 0x48 0xa
  254. [drm:pid0:intel_dump_crtc_timings] crtc timings: 361310 3200 3248 3280 3316 1800 1802 1807 1816, type: 0x48 flags: 0xa
  255. [drm:pid0:intel_dump_pipe_config] port clock: 270000
  256. [drm:pid0:intel_dump_pipe_config] pipe src size: 3200x1800
  257. [drm:pid0:intel_dump_pipe_config] gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
  258. [drm:pid0:intel_dump_pipe_config] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
  259. [drm:pid0:intel_dump_pipe_config] ips: 0
  260. [drm:pid0:intel_dump_pipe_config] double wide: 0
  261. [drm:pid0:drm_calc_vbltimestamp_from_scanoutpos] crtc 0: Noop due to uninitialized mode.
  262. [drm:pid0:intel_panel_actually_set_backlight] set backlight PWM = 0
  263. [drm:pid0:ironlake_edp_backlight_off]
  264. [drm:pid0:ironlake_edp_panel_off] Turn eDP power off
  265. [drm:pid0:ironlake_wait_panel_off] Wait for panel power off time
  266. [drm:pid0:ironlake_wait_panel_status] mask b000000f value 00000000 status a0000003 control abcd0000
  267. [drm:pid0:ironlake_wait_panel_status] Wait complete
  268. [drm:pid0:drm_calc_timestamping_constants] crtc 3: hwmode: htotal 3316, vtotal 1816, vdisplay 1800
  269. [drm:pid0:drm_calc_timestamping_constants] crtc 3: clock 361310 kHz framedur 16666729 linedur 9177, pixeldur 2
  270. [drm:pid0:hsw_set_power_well] Requesting to disable the power well
  271. [drm:pid0:ironlake_update_plane] Writing base 000A2000 00000000 0 0 12800
  272. [drm:pid0:intel_edp_psr_match_conditions] PSR disable by flag
  273. [drm:pid0:intel_crtc_mode_set] [ENCODER:9:TMDS-9] set [MODE:0:3200x1800]
  274. [drm:pid0:intel_ddi_mode_set] Preparing DDI mode on port A, pipe A
  275. [drm:pid0:ironlake_edp_panel_on] Turn eDP power on
  276. [drm:pid0:ironlake_wait_panel_power_cycle] Wait for panel power cycle
  277. [drm:pid0:ironlake_wait_panel_status] mask b800000f value 00000000 status 00000000 control abcd0000
  278. [drm:pid0:ironlake_wait_panel_status] Wait complete
  279. [drm:pid0:ironlake_wait_panel_on] Wait for panel power on
  280. [drm:pid0:ironlake_wait_panel_status] mask b000000f value 80000008 status 9000000a control abcd0003
  281. [drm:pid0:ironlake_wait_panel_status] Wait complete
  282. [drm:pid0:intel_dp_set_signal_levels] Using signal levels 00000000
  283. [drm:pid0:intel_dp_set_signal_levels] Using signal levels 03000000
  284. [drm:pid0:intel_dp_start_link_train] clock recovery OK
  285. [drm:pid0:intel_dp_set_signal_levels] Using signal levels 04000000
  286. [drm:pid0:intel_dp_complete_link_train] Channel EQ done. DP Training successful
  287. [drm:pid0:g4x_wait_for_vblank] vblank wait timed out
  288. [drm:pid0:ironlake_edp_backlight_on]
  289. [drm:pid0:intel_panel_enable_backlight] pipe A
  290. [drm:pid0:intel_panel_actually_set_backlight] set backlight PWM = 937
  291. [drm:pid0:intel_edp_psr_match_conditions] PSR disable by flag
  292. [drm:pid0:intel_connector_check_state] [CONNECTOR:10:eDP-1]
  293. [drm:pid0:check_encoder_state] [ENCODER:9:TMDS-9]
  294. [drm:pid0:check_encoder_state] [ENCODER:18:TMDS-18]
  295. [drm:pid0:check_crtc_state] [CRTC:3]
  296. [drm:pid0:check_crtc_state] [CRTC:5]
  297. [drm:pid0:check_crtc_state] [CRTC:7]
  298. [drm:pid0:drm_framebuffer_reference] FB ID: 24
  299. [drm:pid0:intel_crtc_cursor_set] cursor off
  300. [drm:pid0:intel_crtc_set_config] [CRTC:5] [NOFB]
  301. [drm:pid0:intel_set_config_compute_mode_changes] computed changes for [CRTC:5], mode_changed=0, fb_changed=0
  302. [drm:pid0:intel_modeset_stage_output_state] [CONNECTOR:10:eDP-1] to [CRTC:3]
  303. [drm:pid0:drm_framebuffer_reference] FB ID: 24
  304. [drm:pid0:drm_framebuffer_unreference] FB ID: 24
  305. [drm:pid0:intel_crtc_cursor_set] cursor off
  306. [drm:pid0:intel_crtc_set_config] [CRTC:7] [NOFB]
  307. [drm:pid0:intel_set_config_compute_mode_changes] computed changes for [CRTC:7], mode_changed=0, fb_changed=0
  308. [drm:pid0:intel_modeset_stage_output_state] [CONNECTOR:10:eDP-1] to [CRTC:3]
  309. [drm:pid0:drm_framebuffer_reference] FB ID: 24
  310. [drm:pid0:drm_framebuffer_unreference] FB ID: 24
  311. wsdisplay0 at inteldrm0 mux 1: console (std, vt100 emulation)
  312. wsdisplay0: screen 1-5 added (std, vt100 emulation)
  313. azalia0 at pci0 dev 3 function 0 "Intel Core 5G HD Audio" rev 0x09: msi
  314. vendor "Intel", unknown product 0x1603 (class DASP subclass miscellaneous, rev 0x09) at pci0 dev 4 function 0 not configured
  315. xhci0 at pci0 dev 20 function 0 "Intel 9 Series xHCI" rev 0x03: msi
  316. usb0 at xhci0: USB revision 3.0
  317. uhub0 at usb0 "Intel xHCI root hub" rev 3.00/1.00 addr 1
  318. "Intel 9 Series MEI" rev 0x03 at pci0 dev 22 function 0 not configured
  319. azalia1 at pci0 dev 27 function 0 "Intel 9 Series HD Audio" rev 0x03: msi
  320. azalia1: codecs: Conexant/0x510f
  321. audio0 at azalia1
  322. ppb0 at pci0 dev 28 function 0 "Intel 9 Series PCIE" rev 0xe3
  323. pci1 at ppb0 bus 1
  324. ppb1 at pci0 dev 28 function 3 "Intel 9 Series PCIE" rev 0xe3: msi
  325. pci2 at ppb1 bus 2
  326. iwm0 at pci2 dev 0 function 0 "Intel Dual Band Wireless AC 7265" rev 0x59, msi
  327. pcib0 at pci0 dev 31 function 0 "Intel 9 Series LPC" rev 0x03
  328. ahci0 at pci0 dev 31 function 2 "Intel 9 Series AHCI" rev 0x03: msi, AHCI 1.3
  329. ahci0: port 0: 6.0Gb/s
  330. scsibus1 at ahci0: 32 targets
  331. sd0 at scsibus1 targ 0 lun 0: <ATA, Micron_M600_MTFD, MA01> SCSI3 0/direct fixed naa.500a07510ecde8b5
  332. sd0: 244198MB, 512 bytes/sector, 500118192 sectors, thin
  333. ichiic0 at pci0 dev 31 function 3 "Intel 9 Series SMBus" rev 0x03: apic 2 int 18
  334. iic0 at ichiic0
  335. isa0 at pcib0
  336. isadma0 at isa0
  337. pckbc0 at isa0 port 0x60/5 irq 1 irq 12
  338. pckbd0 at pckbc0 (kbd slot)
  339. wskbd0 at pckbd0: console keyboard, using wsdisplay0
  340. pms0 at pckbc0 (aux slot)
  341. wsmouse0 at pms0 mux 0
  342. pms0: Elantech Clickpad, version 4, firmware 0x381f00
  343. pcppi0 at isa0 port 0x61
  344. spkr0 at pcppi0
  345. efifb at mainbus0 not configured
  346. ugen0 at uhub0 port 4 "Intel product 0x0a2a" rev 2.01/0.01 addr 2
  347. vscsi0 at root
  348. scsibus2 at vscsi0: 256 targets
  349. softraid0 at root
  350. scsibus3 at softraid0: 256 targets
  351. sd1 at scsibus3 targ 1 lun 0: <OPENBSD, SR CRYPTO, 005> SCSI2 0/direct fixed
  352. sd1: 242135MB, 512 bytes/sector, 495893892 sectors
  353. root on sd1a (a977e3e1522a9d0e.a) swap on sd1b dump on sd1b
  354. iwm0: hw rev 0x210, fw ver 25.228 (API ver 9), address 60:57:18:87:0b:04
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!