module c2
  (input i,
  output o);

   wire  logic;

   assign logic = i;
   assign o = logic;

endmodule