Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- module TEST;
- reg test = 0;
- reg test2 = 0;
- reg clk = 0;
- initial begin
- clk <= 1;
- test <= 1;
- end
- always @(posedge clk) begin
- test2 <= test;
- end
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement