Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- '''hadde du nåkka problem med å få tak i kontrollsignalet til ALU'en? når æ sende test elementet med 2 output data og en output signal tar imot det som tupler på posisjon 1 og 3 i testALU'en så får æ tak i begge input dataene men ikke kontroll signalet'''
- class TestInstMem(unittest.TestCase):
- def setUp(self):
- self.testALU = ALU()
- self.testinput = TestElement()
- self.testoutput = TestElement()
- self.testinput.connect(
- [],
- ["data1", "data2"],
- [],
- ["signal"]
- )
- self.testALU.connect(
- [(self.testinput, "data1"), (self.testinput, "data2")],
- ["dataoutput1"],
- [(self.testinput, "signal")],
- ["output"]
- )
- def test_correct_behaviour(self):
- #test and
- self.testinput.setOutputValue("data1", 3)
- self.testinput.setOutputValue("data2", 6)
- self.testinput.setOutputControl("signal", 0000)
- self.testALU.readInput()
- self.testALU.writeOutput()
- self.testoutput.readInput()
- output = self.testoutput.inputValues["dataoutput1"]
- self.assertEqual(output, 2)
- #test or
- self.testinput.setOutputControl("signal", 0001)
- self.testALU.readInput()
- self.testALU.writeOutput()
- self.testoutput.readInput()
- output = self.testoutput.inputValues["dataoutput1"]
- self.assertEqual(output, 7)
- #fra connect
- self.inputZero = inputSources[0][1]
- self.inputOne = inputSources[1][1]
- self.outputName = outputValueNames[0]
- self.controlName = control[0][1]
- self.outputSig = outputSignalNames[0]
- def writeOutput(self):
- control = self.controlSignals[self.controlName]
- data0 = self.inputValues[self.inputZero]
- data1 = self.inputValues[self.inputOne]
- print self.controlSignals
- printen gir:
- {'signal': 0}
- {'signal': 0}
- burde vært 0 og 1
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement