2wireTermDump


HiZ>m
1. HiZ
2. 1-WIRE
3. UART
4. I2C
5. SPI
6. 2WIRE
7. 3WIRE
8. LCD
9. DIO
x. exit(without change)

(1)>3
Set serial port speed: (bps)
 1. 300
 2. 1200
 3. 2400
 4. 4800
 5. 9600
 6. 19200
 7. 38400
 8. 57600
 9. 115200
10. BRG raw value

(1)>7
Data bits and parity:
 1. 8, NONE *default
 2. 8, EVEN
 3. 8, ODD
 4. 9, NONE
(1)>1
Stop bits:
 1. 1 *default
 2. 2
(1)>1
Receive polarity:
 1. Idle 1 *default
 2. Idle 0
(1)>1
Select output type:
 1. Open drain (H=Hi-Z, L=GND)
 2. Normal (H=3.3V, L=GND)

(1)>2
Ready
UART>?
General					Protocol interaction
---------------------------------------------------------------------------
?	This help			(0)	List current macros
=X/|X	Converts X/reverse X		(x)	Macro x
~	Selftest			[	Start
#	Reset				]	Stop
$	Jump to bootloader		{	Start with read
&/%	Delay 1 us/ms			}	Stop
a/A/@	AUXPIN (low/HI/READ)		"abc"	Send string
b	Set baudrate			123
c/C	AUX assignment (aux/CS)		0x123
d/D	Measure ADC (once/CONT.)	0b110	Send value
f	Measure frequency		r	Read
g/S	Generate PWM/Servo		/	CLK hi
h	Commandhistory			\	CLK lo
i	Versioninfo/statusinfo		^	CLK tick
l/L	Bitorder (msb/LSB)		-	DAT hi
m	Change mode			_	DAT lo
o	Set output type			.	DAT read
p/P	Pullup resistors (off/ON)	!	Bit read
s	Script engine			:	Repeat e.g. r:10
v	Show volts/states		.	Bits to read/write e.g. 0x55.2
w/W	PSU (off/ON)		<x>/<x= >/<0>	Usermacro x/assign x/list all
UART>v
Pinstates:
1.(BR)	2.(RD)	3.(OR)	4.(YW)	5.(GN)	6.(BL)	7.(PU)	8.(GR)	9.(WT)	0.(Blk)
GND	3.3V	5.0V	ADC	VPU	AUX	-	TxD	-	RxD
P	P	P	I	I	I	I	I	I	I
GND	0.00V	0.00V	0.00V	0.00V	L	L	H	L	L
UART>(2)
Raw UART input
Any key to exit

*********************
* External RAM test *
*********************
Please wait ...
....
External RAM test passed!
EPHY address not found!


*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number:
UART>(1)
UART bridge
Reset to exit
Are you sure? y

*********************
* External RAM test *
*********************
Please wait ...
....
External RAM test passed!
EPHY address not found!


*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 9

***************************************************
*************** Product Information ***************
***************************************************
Product Name              : Mizar VDSL CPE Development Board
DSP Firmware Version      : VDSL   3.1.1.1
Software Version          : 9_157_10_090625.A
Hardware Revision         :    2
Data Interface Type       : EFM Framing.
External Flash Checksum   : 50F4
***************************************************
Press Any Key to Previous Menu

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 8

******************************************************
*************** Ethernet Configuration ***************
******************************************************
 0. Return to Previous
 1. Ethernet Mode
 2. Flow Control
******************************************************
Select the number: 2

********************************************
*************** Flow Control ***************
********************************************
 0. Return to Previous
 1. Enable
 2. Disable
********************************************
Select the number: 0

******************************************************
*************** Ethernet Configuration ***************
******************************************************
 0. Return to Previous
 1. Ethernet Mode
 2. Flow Control
******************************************************
Select the number: 1

*********************************************
*************** Ethernet Mode ***************
*********************************************
 0. Return to Previous
 1. 10BT  - Half duplex
 2. 10BT  - Full duplex
 3. 100BT - Half duplex
 4. 100BT - Full duplex
 5. Auto negotiation
*********************************************
Select the number: 0

******************************************************
*************** Ethernet Configuration ***************
******************************************************
 0. Return to Previous
 1. Ethernet Mode
 2. Flow Control
******************************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 7EMAC,EoDSL,PHY options (memory-mapped access)

1...EMAC
2...EoDSL
3...PHY
4...Register Test
5...R/W upper 16 bits of registers
6...Set Access Delay
7...Monitor System
8...Summary
9...SMAC Test
R...RxDII Test
I...TxInt Test
D...Flash Driver Test
F...FPut Test
G...RxFGet Test
E...EEPROM Read Test
P...EEPROM Program Test
L...Loopback Control
T...Timer 2 Input MUX Test
X...Deferred Transmit Test
Z...R/W 32 bits of registers

Press Escape to exit: MIZAR VDSL CPE STATUS                           Copyright 2004, Conexant Systems

PHY Status:

==============Ethernet & EoDSL ================================================

Ethernet Frames                                                    EoDSL Frames

                        ---------------------------------->

                        <----------------------------------


===============DSL STATUS======================================================
                                       |    Local Errors   |   Remote Errors
OpState:             SNR:         dB   | RS-I:             | RS-I:
UpRate:        Kb/s  Lat: Interleave   | CRC-I:            | CRC-I:
DnRate:        Kb/s  Lat: Fast         | SEF:              | SEF:
                                       | RS-F:             | RS-F:
Press C to clear counters              | CRC-F:            | CRC-F:
Press Escape for Options Menu          | LOS:              | LOS: 100 Mb/s Full Duplex         0         0         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         2         2         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         5         5         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         6         6         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         7         7         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         8         8         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         9         9         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        10        10         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        11        11         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        12        12         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        13        13         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        14        14         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        15        15         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        16        16         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        17        17         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        18        18         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        19        19         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        20        20         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        21        21         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        22        22         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex        23        23         0         0Handshake      0      0InterleaveInterleaveEMAC,EoDSL,PHY options (memory-mapped access)

1...EMAC
2...EoDSL
3...PHY
4...Register Test
5...R/W upper 16 bits of registers
6...Set Access Delay
7...Monitor System
8...Summary
9...SMAC Test
R...RxDII Test
I...TxInt Test
D...Flash Driver Test
F...FPut Test
G...RxFGet Test
E...EEPROM Read Test
P...EEPROM Program Test
L...Loopback Control
T...Timer 2 Input MUX Test
X...Deferred Transmit Test
Z...R/W 32 bits of registers

Press Escape to exit: EMAC Status Registers

TxGood:
TxExColl:
TxLateColl:
TxUnderRun:
TxLossCar:
TxDefer:
TxOneColl:
TxTwoColl:
TxTotalColl:
RxGood:
RxCrcErr:
RxAlignErr:
RxResource:
RxOverrun:
RxCdtFrm:
RxRunt:
TxStatus:
TxBytes:
RxStatus:
RxBytes:
0000001900000000000000000000000000000000000000000000000000000000000000000000001900000000000000000000000000000000000000000000000000004000000000403EC0400000000040
EMAC,EoDSL,PHY options (memory-mapped access)

1...EMAC
2...EoDSL
3...PHY
4...Register Test
5...R/W upper 16 bits of registers
6...Set Access Delay
7...Monitor System
8...Summary
9...SMAC Test
R...RxDII Test
I...TxInt Test
D...Flash Driver Test
F...FPut Test
G...RxFGet Test
E...EEPROM Read Test
P...EEPROM Program Test
L...Loopback Control
T...Timer 2 Input MUX Test
X...Deferred Transmit Test
Z...R/W 32 bits of registers

Press Escape to exit: PHY addr = 03E0, PHY Registers

0  Control:
1  Status:
2  PHY ID 1:
3  PHY ID 2:
4  Advertise:
5  Remote Cap:
5  Remote Cap:
Press Escape key to exit0000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF0000EMAC,EoDSL,PHY options (memory-mapped access)

1...EMAC
2...EoDSL
3...PHY
4...Register Test
5...R/W upper 16 bits of registers
6...Set Access Delay
7...Monitor System
8...Summary
9...SMAC Test
R...RxDII Test
I...TxInt Test
D...Flash Driver Test
F...FPut Test
G...RxFGet Test
E...EEPROM Read Test
P...EEPROM Program Test
L...Loopback Control
T...Timer 2 Input MUX Test
X...Deferred Transmit Test
Z...R/W 32 bits of registers

Press Escape to exit: MIZAR VDSL CPE STATUS                           Copyright 2005, Conexant Systems

PHY Status:

==============EMAC TxSTATUS========================EMAC RxSTATUS===============
GoodPkts:           LossCar:           | GoodPkts:           OvrErr:
ExColl:             1Coll:             | CRCErr:             CDTErr:
LateColl:           >1Coll:            | AlignErr:           Runt:
UnderRun:           Defer:             | ResErr:

=============EoDSL TxSTATUS=======================EoDSL RxSTATUS===============
InFrm:             ByteErr:            | InFrm:             ByteErr:
OutFrm:            Overrun:            | OutFrm:            Overrun:
InByte:            Underrun:           | InByte:            Underrun:
OutByte:           Dropped:            | OutByte:           Dropped:
IbmRx:             IbmTx:              | HDLCErr:           HDLCInv:
===============DSL STATUS======================================================
                                       |    Local Errors   |   Remote Errors
OpState:             SNR:         dB   | RS-I:             | RS-I:
UpRate:        Kb/s  Lat: Interleave   | CRC-I:            | CRC-I:
DnRate:        Kb/s  Lat: Fast         | SEF:              | SEF:
                                       | RS-F:             | RS-F:
Press C to clear counters              | CRC-F:            | CRC-F:
Press Escape for Options Menu          | LOS:              | LOS: 100 Mb/s Full Duplex         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0        49         0         0         0         0       272       272         0         0         0         0         0         0         0         0         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0        49         0         0         0         0       273       273         1         1        64        64         0         0         0         0         0         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         2         0         0         0         0         0         0         0         1         0         0         0         0         0         0         1         2        64       113         0         0         0         0       274       274         2         2       137       128         1         0         0         0         1         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         3         0         0         0         0         0         0         0         2         0         0         0         0         0         0         2         3       128       177         0         0         0         0       275       275         3         3       210       192         2         0         0         0         2         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         4         0         0         0         0         0         0         0         3         0         0         0         0         0         0         3         4       192       241         0         0         0         0       276       276         4         4       283       256         3         0         0         0         3         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         5         0         0         0         0         0         0         0         4         0         0         0         0         0         0         4         5       256       305         0         0         0         0       277       277         5         5       356       320         4         0         0         0         4         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         6         0         0         0         0         0         0         0         5         0         0         0         0         0         0         5         6       320       369         0         0         0         0       278       278         6         6       429       384         5         0         0         0         5         0Handshake      0      0InterleaveInterleave 100 Mb/s Full Duplex         7         0         0         0         0         0         0         0         6         0         0         0         0         0         0         6         7       384       433         0         0         0         0       279       279         7         7       502       448         6         0         0         0         6         0Handshake      0      0InterleaveInterleaveEMAC,EoDSL,PHY options (memory-mapped access)

1...EMAC
2...EoDSL
3...PHY
4...Register Test
5...R/W upper 16 bits of registers
6...Set Access Delay
7...Monitor System
8...Summary
9...SMAC Test
R...RxDII Test
I...TxInt Test
D...Flash Driver Test
F...FPut Test
G...RxFGet Test
E...EEPROM Read Test
P...EEPROM Program Test
L...Loopback Control
T...Timer 2 Input MUX Test
X...Deferred Transmit Test
Z...R/W 32 bits of registers

Press Escape to exit:

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 6

**********************************************
*************** DSL Statistics ***************
**********************************************
 0. Return to Previous
 1. Get DSL Status
 2. DSL Statistics
**********************************************
Select the number: 2

DSL Statistics: (Press Any Key to Stop Test)

Select DSL port number (0 - 0): 0

Loop Status:
OP State                  :Handshake

**********************************************
*************** DSL Statistics ***************
**********************************************
 0. Return to Previous
 1. Get DSL Status
 2. DSL Statistics
**********************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 4

*********************************************
*************** Loopback Test ***************
*********************************************
 0. Return to Previous
 1. DSL Local Analog Loopback
 2. DSL Local Digital Loopback
 3. DSL Local UL2 Loopback
*********************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 3

*********************************************
*************** Hardware Test ***************
*********************************************
 0. Return to Previous
 1. Test External RAM
 2. Test External ROM
 3. Test DSP Chip
*********************************************
Select the number: 3

*********************************************
*************** Test DSP Chip ***************
*********************************************
 0. Return to Previous
 1. Test NOVA Memory
 2. DMA Block Read/Write Test
*********************************************
Select the number: 1

Test NOVA Memory: (Press Any Key to Stop Test)


Test NOVA Core 0:
Test pattern 0x0000.
Test Falied!: Phase 1
ILVRAM    - 0300:0000 Write = FFFFC000, Read = 00000000
Total number of error = 1


*********************************************
*************** Test DSP Chip ***************
*********************************************
 0. Return to Previous
 1. Test NOVA Memory
 2. DMA Block Read/Write Test
*********************************************
Select the number: 0

*********************************************
*************** Hardware Test ***************
*********************************************
 0. Return to Previous
 1. Test External RAM
 2. Test External ROM
 3. Test DSP Chip
*********************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 2

**************************************************
*************** Memory Diagnostics ***************
**************************************************
 0. Return to Previous
 1. Read External Data Memory
 2. Write External Data Memory
 3. Read DSP Memory
 4. Write DSP Memory
 5. Read Internal Data Memory
 6. Write Internal Data Memory
 7. Read External Code Memory
**************************************************
Select the number: 7

Read External Code Memory:
Memory Address or (R)eturn to Previous ? R

**************************************************
*************** Memory Diagnostics ***************
**************************************************
 0. Return to Previous
 1. Read External Data Memory
 2. Write External Data Memory
 3. Read DSP Memory
 4. Write DSP Memory
 5. Read Internal Data Memory
 6. Write Internal Data Memory
 7. Read External Code Memory
**************************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 1

WHIP Interface:
Please, start WHIP program and terminate the console interface ... •‡&!•ˆ•‡' •ˆ•
‡(/•ˆ•‡).•ˆ•‡*-•ˆ•‡+,•ˆ•‡,+•ˆ•‡-*•ˆ•‡.)•ˆ•‡/(•ˆ•‡07•ˆ•‡16•ˆ•‡25•ˆ•‡34•ˆ•‡43•ˆ•‡5
2•ˆ•‡61•ˆ•‡70•ˆ•‡8?•ˆ•‡9>•ˆ•‡:=•ˆ•‡;<•ˆ•‡<;•ˆ•‡=:•ˆ•‡>9•ˆ•‡?8•ˆ•‡@G•ˆ•‡AF•ˆ•‡BE•
ˆ•‡CD•ˆ•‡DC•ˆ•‡EB•ˆ•‡FA•ˆ•‡G@•ˆ•‡HO•ˆ•‡IN•ˆ•‡JM•ˆ•‡KL•ˆ•‡LK•ˆ•‡MJ•ˆ•‡NI•ˆ•‡OH•ˆ•
‡PW•ˆ•‡QV•ˆ•‡RU•ˆ•‡ST•ˆ•‡TS•ˆ•‡UR•ˆ•‡VQ•ˆ•‡WP•ˆ•‡X_•ˆ•‡Y^•ˆ•‡Z]•ˆ•‡[\•ˆ•‡\[•ˆ•‡]
Z•ˆ•‡^Y•ˆ•‡_X•ˆ•‡`g•ˆ•‡af•ˆ•‡be•ˆ•‡cd•ˆ•‡dc•ˆ•‡eb•ˆ•‡fa•ˆ•‡g`•ˆ•‡ho•ˆ•‡in•ˆ•‡jm•
ˆ•‡kl•ˆ•‡lk•ˆ•‡mj•ˆ•‡ni•ˆ•‡oh•ˆ•‡pw•ˆ•‡qv•ˆ•‡ru•ˆ•‡st•ˆ•‡ts•ˆ•‡ur•ˆ•‡vq•ˆ•‡wp•ˆ•
‡x•ˆ•‡y~•ˆ•‡z}•ˆ•‡{|•ˆ•‡|{•ˆ•‡}z•ˆ•‡~y•ˆ•‡x•ˆ•‡€‡•ˆ•‡†•ˆ•‡‚…•ˆ•‡ƒ„•ˆ•‡„ƒ•ˆ•‡…‚•
ˆ•‡†•ˆ•‡‡€•ˆ•‡ˆ•ˆ•‡‰Ž•ˆ•‡Š•ˆ•‡‹Œ•ˆ•‡Œ‹•ˆ•‡Š•ˆ•‡Ž‰•ˆ•‡ˆ•ˆ•‡—•ˆ•‡‘–•ˆ•‡’•••ˆ
•‡“”•ˆ•‡”“•ˆ•‡•••ˆ•‡–‘•ˆ•‡—•ˆ•‡˜Ÿ•ˆ•‡™ž•ˆ•‡š•ˆ•‡›œ•ˆ•‡œ›•ˆ•‡š•ˆ•‡ž™•ˆ•‡Ÿ˜•ˆ•‡
 §•ˆ•‡¡¦•ˆ•‡¢¥•ˆ•‡£¤•ˆ•‡¤£•ˆ•‡¥¢•ˆ•‡¦¡•ˆ•‡§ •ˆ•‡¨¯•ˆ•‡©®•ˆ•‡ª•ˆ•‡«¬•ˆ•‡¬«•ˆ•‡ª
•ˆ•‡®©•ˆ•‡¯¨•ˆ•‡°·•ˆ•‡±¶•ˆ•‡²µ•ˆ•‡³´•ˆ•‡´³•ˆ•‡µ²•ˆ•‡¶±•ˆ•‡·°•ˆ•‡¸¿•ˆ•‡¹¾•ˆ•‡º½•ˆ
•‡»¼•ˆ•‡¼»•ˆ•‡½º•ˆ•‡¾¹•ˆ•‡¿¸•ˆ•‡ÀÇ•ˆ•‡ÁÆ•ˆ•‡ÂÅ•ˆ•‡ÃÄ•ˆ•‡ÄÃ•ˆ•‡ÅÂ•ˆ•‡ÆÁ•ˆ•‡ÇÀ•ˆ•‡
ÈÏ•ˆ•‡ÉÎ•ˆ•‡ÊÍ•ˆ•‡ËÌ•ˆ•‡ÌË•ˆ•‡ÍÊ•ˆ•‡ÎÉ•ˆ•‡ÏÈ•ˆ•‡Ð×•ˆ•‡ÑÖ•ˆ•‡ÒÕ•ˆ•‡ÓÔ•ˆ•‡ÔÓ•ˆ•‡ÕÒ
•ˆ•‡ÖÑ•ˆ•‡×Ð•ˆ•‡Øß•ˆ•‡ÙÞ•ˆ•‡ÚÝ•ˆ•‡ÛÜ•ˆ•‡ÜÛ•ˆ•‡ÝÚ•ˆ•‡ÞÙ•ˆ•‡ßØ•ˆ•‡àç•ˆ•‡áæ•ˆ•‡âå•ˆ
•‡ãä•ˆ•‡äã•ˆ•‡åâ•ˆ•‡æá•ˆ•‡çà•ˆ•‡èï•ˆ•‡éî•ˆ•‡êí•ˆ•‡ëì•ˆ•‡ìë•ˆ•‡íê•ˆ•‡îé•ˆ•‡ïè•ˆ•‡
ð÷•ˆ•‡ñö•ˆ•‡òõ•ˆ•‡óô•ˆ•‡ôó•ˆ•‡õò•ˆ•‡öñ•ˆ•‡÷ð•ˆ•‡øÿ•ˆ•‡ùþ•ˆ•‡úý•ˆ•‡ûü•ˆ•‡üû•ˆ•‡ýú
•ˆ•‡þù•ˆ•‡ÿø•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡	•ˆ•‡
•ˆ•‡

•ˆ•‡

•ˆ•‡
•ˆ•‡	•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡•ˆ•‡
'•ˆ•‡!&•ˆ•‡"%•ˆ•‡#$•ˆ•‡$#•ˆ•‡%"•ˆ•‡&!•ˆ•‡' •ˆ•‡(/•ˆ•‡).•ˆ•‡*-•ˆ•‡+,•ˆ•‡,+•ˆ•‡-*•
ˆ•‡.)•ˆ•‡/(•ˆ•‡07•ˆ•‡16•ˆ•‡25•ˆ•‡34•ˆ•‡43•ˆ•‡52•ˆ•‡61•ˆ•‡70•ˆ•‡8?•ˆ•‡9>•ˆ•‡:=•ˆ•
‡;<•ˆ•‡<;•ˆ•‡=:•ˆ•‡>9•ˆ•‡?8•ˆ•‡@G•ˆ•‡AF•ˆ•‡BE•ˆ•‡CD•ˆ•‡DC•ˆ•‡EB•ˆ•‡FA•ˆ•‡G@•ˆ•‡H
O•ˆ•‡IN•ˆ•‡JM•ˆ•‡KL•ˆ•‡LK•ˆ•‡MJ•ˆ•‡NI•ˆ•‡OH•ˆ•‡PW•ˆ•‡QV•ˆ•‡RU•ˆ•‡ST•ˆ•‡TS•ˆ•‡UR•
ˆ•‡VQ•ˆ•‡WP•ˆ•‡X_•ˆ•‡Y^•ˆ•‡Z]•ˆ•‡[\•ˆ•‡\[•ˆ•‡]Z•ˆ•‡^Y•ˆ•‡_X•ˆ•‡`g•ˆ•‡af•ˆ•‡be•ˆ•
‡cd•ˆ•‡dc•ˆ•‡eb•ˆ•‡fa•ˆ•‡g`•ˆ•‡ho•ˆ•‡in•ˆ•‡jm•ˆ•‡kl•ˆ•‡lk•ˆ•‡mj•ˆ•‡oh•ˆ•‡pw•ˆ•‡r
u•ˆ•‡st•ˆ
HiZ>m
1. HiZ
2. 1-WIRE
3. UART
4. I2C
5. SPI
6. 2WIRE
7. 3WIRE
8. LCD
9. DIO
x. exit(without change)

(1)>3
Set serial port speed: (bps)
 1. 300
 2. 1200
 3. 2400
 4. 4800
 5. 9600
 6. 19200
 7. 38400
 8. 57600
 9. 115200
10. BRG raw value

(1)>7
Data bits and parity:
 1. 8, NONE *default
 2. 8, EVEN
 3. 8, ODD
 4. 9, NONE
(1)>1
Stop bits:
 1. 1 *default
 2. 2
(1)>1
Receive polarity:
 1. Idle 1 *default
 2. Idle 0
(1)>1
Select output type:
 1. Open drain (H=Hi-Z, L=GND)
 2. Normal (H=3.3V, L=GND)

(1)>2
Ready
UART>(1)
UART bridge
Reset to exit
Are you sure? y

*********************
* External RAM test *
*********************
Please wait ...
....
External RAM test passed!
EPHY address not found!


*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 0

**********************************************
*************** Flash Download ***************
**********************************************
 0. Return to Previous
 1. Flash Serial Download Request
 2. Flash TFTP Download Request
**********************************************
Select the number: 1

Flash Serial Download Request:
Are you sure (Y/N)? n

**********************************************
*************** Flash Download ***************
**********************************************
 0. Return to Previous
 1. Flash Serial Download Request
 2. Flash TFTP Download Request
**********************************************
Select the number: 0

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 9

***************************************************
*************** Product Information ***************
***************************************************
Product Name              : Mizar VDSL CPE Development Board
DSP Firmware Version      : VDSL   3.1.1.1
Software Version          : 9_157_10_090625.A
Hardware Revision         :    2
Data Interface Type       : EFM Framing.
External Flash Checksum   : 50F4
***************************************************
Press Any Key to Previous Menu

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: 9

***************************************************
*************** Product Information ***************
***************************************************
Product Name              : Mizar VDSL CPE Development Board
DSP Firmware Version      : VDSL   3.1.1.1
Software Version          : 9_157_10_090625.A
Hardware Revision         :    2
Data Interface Type       : EFM Framing.
External Flash Checksum   : 50F4
***************************************************
Press Any Key to Previous Menu

*****************************************
*************** Main Menu ***************
*****************************************
 0. Flash Download
 1. WHIP Interface
 2. Memory Diagnostics
 3. Hardware Test
 4. Loopback Test
 5. DSL Configuration
 6. DSL Statistics
 7. EMAC, EoDSL, PHY
 8. Ethernet Configuration
 9. Product Information
*****************************************
Select the number: