This week only. Pastebin PRO Accounts Christmas Special! Don't miss out!Want more features on Pastebin? Sign Up, it's FREE!
Guest

Untitled

By: a guest on Nov 11th, 2012  |  syntax: None  |  size: 6.63 KB  |  views: 33  |  expires: Never
download  |  raw  |  embed  |  report abuse  |  print
Text below is selected. Please press Ctrl+C to copy to your clipboard. (⌘+C on Mac)
  1. yann@debian:~/test_isim3$ make nogui
  2. fuse -intstyle ise -o soc -prj soc.prj --timescale 1ns/1ns soc
  3. Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -o soc -prj soc.prj --timescale 1ns/1ns soc
  4. ISim O.87xd (signature 0x8ddf5b5d)
  5. Number of CPUs detected in this system: 1
  6. Turning on mult-threading, number of parallel sub-compilation jobs: 0
  7. Determining compilation order of HDL files
  8. Analyzing Verilog file "lm32_ram.v" into library work
  9. Analyzing Verilog file "lm32_icache.v" into library work
  10. Analyzing Verilog file "lm32_dcache.v" into library work
  11. Analyzing Verilog file "lm32_addsub.v" into library work
  12. Analyzing Verilog file "lm32_shifter.v" into library work
  13. Analyzing Verilog file "lm32_multiplier.v" into library work
  14. Analyzing Verilog file "lm32_mc_arithmetic.v" into library work
  15. Analyzing Verilog file "lm32_logic_op.v" into library work
  16. Analyzing Verilog file "lm32_load_store_unit.v" into library work
  17. Analyzing Verilog file "lm32_interrupt.v" into library work
  18. Analyzing Verilog file "lm32_instruction_unit.v" into library work
  19. Analyzing Verilog file "lm32_dp_ram.v" into library work
  20. Analyzing Verilog file "lm32_decoder.v" into library work
  21. Analyzing Verilog file "lm32_adder.v" into library work
  22. Analyzing Verilog file "lm32_cpu.v" into library work
  23. Analyzing Verilog file "m1reset.v" into library work
  24. Analyzing Verilog file "lm32_top.v" into library work
  25. Analyzing Verilog file "soc.v" into library work
  26. Starting static elaboration
  27. WARNING:HDLCompiler:1330 - "lm32_functions.v" Line 50: Function clogb2 has no return value assignment
  28. Completed static elaboration
  29. Fuse Memory Usage: 36896 KB
  30. Fuse CPU Usage: 2530 ms
  31. Compiling module m1reset
  32. Compiling module lm32_ram(data_width=31,address_w...
  33. Compiling module lm32_ram(data_width=32,address_w...
  34. Compiling module lm32_ram(data_width=20,address_w...
  35. Compiling module lm32_icache(associativity=1,sets...
  36. Compiling module lm32_instruction_unit(associativ...
  37. Compiling module lm32_decoder
  38. Compiling module lm32_dcache(associativity=1,sets...
  39. Compiling module lm32_load_store_unit(associativi...
  40. Compiling module lm32_addsub
  41. Compiling module lm32_adder
  42. Compiling module lm32_logic_op
  43. Compiling module lm32_shifter
  44. Compiling module lm32_multiplier
  45. Compiling module lm32_mc_arithmetic
  46. Compiling module lm32_interrupt_default
  47. Compiling module lm32_dp_ram(addr_width=5,addr_de...
  48. Compiling module lm32_cpu
  49. Compiling module lm32_top
  50. Compiling module soc
  51. Time Resolution for simulation is 1ns.
  52. Compiled 20 Verilog Units
  53. Built simulation executable soc
  54. Fuse Memory Usage: 43336 KB
  55. Fuse CPU Usage: 3140 ms
  56. GCC CPU Usage: 11360 ms
  57. ./soc
  58. ISim O.87xd (signature 0x8ddf5b5d)
  59. WARNING: A WEBPACK license was found.
  60. WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
  61. WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
  62. This is a Lite version of ISim.
  63. Time resolution is 1 ns
  64. ISim> restart
  65. ISim> init
  66. Simulator is doing circuit initialization process.
  67. Finished circuit initialization process.
  68. ISim> run 500000
  69. stack == 0x440070B4
  70. mapping 0x44002001->0x44001001 in slot 9 [0x44003d9c]
  71. stack == 0x440070B4
  72. mapping 0x44000001->0x44003001 in slot 8 [0x44003d90]
  73. stack == 0x440070B4
  74. mapping 0x44007001->0x44007001 in slot 7 [0x44003d84]
  75. stack == 0x440070B4
  76. mapping 0x44006001->0x44006001 in slot 6 [0x44003d78]
  77. stack == 0x440070C4
  78. addr == 0x44002004
  79. [MMU OFF] *(0x44002004) == 0x00010203
  80. [MMU ON] *(0x44002004) == 0x469303AISim>
  81. ISim>
  82. ISim> run 5000000
  83. C
  84. [MMU OFF] *(0x44001004) == 0x469303AC
  85. [MMU ON] *(0x44000140) == 0x0000002A (42)
  86. Test n° 00 : FAIL
  87. addr == 0x44002008
  88. [MMU OFF] *(0x44002008) == 0x01020304
  89. [MMU ON] *(0x44002008) == 0x78014400
  90. [MMU OFF] *(0x44001008) == 0x78014400
  91. [MMU ON] *(0x44000140) == 0x0000002A (42)
  92. Test n° 01 : PASS
  93. addr == 0x4400200C
  94. [MMU OFF] *(0x4400200C) == 0x02030405
  95. [MMU ON] *(0x4400200C) == 0x38213690
  96. [MMU OFF] *(0x4400100C) == 0x38213690
  97. [MMU ON] *(0x44000140) == 0x0000002A (42)
  98. Test n° 02 : PASS
  99. addr == 0x44002010
  100. [MMU OFF] *(0x44002010) == 0x03040506
  101. [MMU ON] *(0x44002010) == 0xFBFFFC9E
  102. [MMU OFF] *(0x44001010) == 0xFBFFFC9E
  103. [MMU ON] *(0x44000140) == 0x0000002A (42)
  104. Test n° 03 : FAIL
  105. addr == 0x44002014
  106. [MMU OFF] *(0x44002014) == 0x04050607
  107. [MMU ON] *(0x44002014) == 0x35AD0001
  108. [MMU OFF] *(0x44001014) == 0x35AD0001
  109. [MMU ON] *(0x44000140) == 0x0000002A (42)
  110. Test n° 04 : PASS
  111. addr == 0x44002018
  112. [MMU OFF] *(0x44002018) == 0x05060708
  113. [MMU ON] *(0x44002018) == 0x78014400
  114. [MMU OFF] *(0x44001018) == 0x78014400
  115. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  116. Test n° 05 : PASS
  117. addr == 0x10400020034
  118. [MMU OFF] *(0x10400020034) == 0x601604011
  119. [MMU ON] *(0x10400020034) == 0x17000642000
  120. [MMU OFF] *(0x10400010034) == 0x17000642000
  121. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  122. Test n° 06 : PASS
  123. addr == 0x10400020040
  124. [MMU OFF] *(0x10400020040) == 0x702004412
  125. [MMU ON] *(0x10400020040) == 0x7010233760
  126. [MMU OFF] *(0x10400010040) == 0x7010233760
  127. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  128. Test n° 07 : FAIL
  129. addr == 0x10400020044
  130. [MMU OFF] *(0x10400020044) == 0x1002205013
  131. [MMU ON] *(0x10400020044) == 0x7030633764
  132. [MMU OFF] *(0x10400010044) == 0x7030633764
  133. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  134. Test n° 08 : PASS
  135. addr == 0x10400020050
  136. [MMU OFF] *(0x10400020050) == 0x1102405414
  137. [MMU ON] *(0x10400020050) == 0x5014600000
  138. [MMU OFF] *(0x10400010050) == 0x5014600000
  139. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  140. Test n° 09 : PASS
  141. addr == 0x10400020054
  142. [MMU OFF] *(0x10400020054) == 0x1202606015
  143. [MMU ON] *(0x10400020054) == 0x5034400000
  144. [MMU OFF] *(0x10400010054) == 0x5034400000
  145. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  146. Test n° 10 : PASS
  147. addr == 0x10400020060
  148. [MMU OFF] *(0x10400020060) == 0x1303006416
  149. [MMU ON] *(0x10400020060) == 0x22130054000
  150. [MMU OFF] *(0x10400010060) == 0x22130054000
  151. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  152. Test n° 11 : FAIL
  153. addr == 0x10400020064
  154. [MMU OFF] *(0x10400020064) == 0x1403207017
  155. [MMU ON] *(0x10400020064) == 0x7132600100
  156. [MMU OFF] *(0x10400010064) == 0x7132600100
  157. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  158. Test n° 12 : PASS
  159. addr == 0x10400020070
  160. [MMU OFF] *(0x10400020070) == 0x1503407420
  161. [MMU ON] *(0x10400020070) == 0x32132600000
  162. [MMU OFF] *(0x10400010070) == 0x32132600000
  163. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  164. Test n° 13 : PASS
  165. addr == 0x10400020074
  166. [MMU OFF] *(0x10400020074) == 0x1603610021
  167. [MMU ON] *(0x10400020074) == 0x23000000000
  168. [MMU OFF] *(0x10400010074) == 0x23000000000
  169. [MMU ON] *(0x10400000500) == 0x00000052 (42)
  170. Test n° 14 : PASS
  171. TOTAL : 11/15 successes | 4/15 failures
  172. ISim>
clone this paste RAW Paste Data