Advertisement
Guest User

Untitled

a guest
Aug 23rd, 2013
82
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 0.72 KB | None | 0 0
  1. [franck@sclinux orpsocv3]$ orpsoc_py ./bin/orpsoc.in sim jtag_vpi
  2. Preparing jtag_vpi
  3. Initialized empty Git repository in /home/franck/openrisc/orpsocv3/cache/jtag_vpi/.git/
  4. remote: Counting objects: 42, done.
  5. remote: Compressing objects: 100% (24/24), done.
  6. remote: Total 42 (delta 11), reused 41 (delta 11)
  7. Receiving objects: 100% (42/42), 49.89 KiB, done.
  8. Resolving deltas: 100% (11/11), done.
  9. Compiling /home/franck/openrisc/orpsocv3/build/jtag_vpi/src/jtag_vpi/jtag_vpi.c...
  10. Making jtag_vpi.vpi from jtag_vpi.o...
  11. error: Unable to find the root module "orpsoc_tb" in the Verilog source.
  12. : Perhaps ``-s orpsoc_tb'' is incorrect?
  13. 1 error(s) during elaboration.
  14. Error: Compiled failed
  15. [franck@sclinux orpsocv3]$
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement