Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- diff --git a/arch/arm/boot/dts/armada-380-zyxel-nas326.dts b/arch/arm/boot/dts/armada-380-zyxel-nas326.dts
- new file mode 100644
- index 0000000..d94eaac
- --- /dev/null
- +++ b/arch/arm/boot/dts/armada-380-zyxel-nas326.dts
- @@ -0,0 +1,165 @@
- +/*
- + * Device Tree file for Marvell Armada 385 evaluation board
- + * (DB-88F6820)
- + *
- + * Copyright (C) 2013 Marvell
- + *
- + * Thomas Petazzoni <[email protected]>
- + *
- + * This file is licensed under the terms of the GNU General Public
- + * License version 2. This program is licensed "as is" without any
- + * warranty of any kind, whether express or implied.
- + */
- +
- +/dts-v1/;
- +#include "armada-380.dtsi"
- +
- +/ {
- + model = "Marvell Armada 380 STG-328";
- + compatible = "marvell,armada380", "marvell,armada38x";
- +
- + chosen {
- + bootargs = "console=ttyS0,115200";
- + };
- +
- + memory {
- + device_type = "memory";
- + reg = <0x00000000 0x10000000>; /* 256 MB */
- + };
- +
- + soc {
- + ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
- + MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
- + MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000 /* CESA0: PHYS=0xf1100000
- + size 64K */
- + MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000>; /* CESA1: PHYS=0xf1110000
- + size 64K */
- +
- + internal-regs {
- + ethernet@70000 {
- + status = "okay";
- + phy-mode = "rgmii";
- + fixed-link {
- + speed = <1000>;
- + full-duplex;
- + };
- + };
- +
- + i2c0: i2c@11000 {
- + status = "okay";
- + clock-frequency = <100000>;
- + };
- +
- + i2c1: i2c@11100 {
- + status = "okay";
- + clock-frequency = <100000>;
- + };
- +
- + mdio {
- + status = "okay";
- + };
- +
- + sata@a8000 {
- + status = "okay";
- + };
- +
- +
- + sdhci@d8000 {
- + broken-cd;
- + wp-inverted;
- + bus-width = <8>;
- + status = "okay";
- + };
- +
- + serial@12000 {
- + status = "okay";
- + };
- +
- + spi0: spi@10600 {
- + status = "okay";
- +
- + spi-flash@0 {
- + #address-cells = <1>;
- + #size-cells = <1>;
- + compatible = "w25q32";
- + reg = <0>; /* Chip select 0 */
- + spi-max-frequency = <108000000>;
- + };
- + };
- +
- + /*
- + * 1GB Flash via NFC NAND controller
- + * by defeault disabled, because NFC
- + * shares same pins with SPI0 and
- + * requires SLM-1358 jumper
- + */
- + nfc: nand@d0000 {
- + #address-cells = <1>;
- + #size-cells = <1>;
- + clock-frequency = <200000000>;
- + status = "okay"; //BLUE_ADD...
- +
- + nfc,nfc-mode = "normal"; /* normal or ganged */
- + nfc,nfc-dma = <0>; /* 0 for no, 1 for dma */
- + nfc,nfc-width = <8>;
- + nfc,ecc-type = <1>; /* 4 bit */
- + nfc,num-cs = <1>;
- +
- + mtd0@00000000 {
- + label = "U-Boot";
- + reg = <0x00000000 0x00200000>; /* 2 MB */
- + };
- +
- + mtd1@00200000 {
- + label = "U-Boot env";
- + reg = <0x00200000 0x00200000>; /* 2 MB */
- + };
- +
- + mtd2@00400000 {
- + label = "Config";
- + reg = <0x00400000 0x00A00000>; /* 10 MB */
- + };
- +
- + mtd3@00600000 {
- + label = "Kernel-1";
- + reg = <0x00E00000 0x00F00000>; /* 15 MB */
- + };
- +
- + mtd4@01500000 {
- + label = "RootFS-1";
- + reg = <0x01D00000 0x06A00000>; /* 106 MB */
- + };
- +
- + mtd5@08300000 {
- + label = "Kernel-2";
- + reg = <0x08700000 0x00F00000>; /* 15 MB */
- + };
- +
- + mtd6@09200000 {
- + label = "RootFS-2";
- + reg = <0x09600000 0x06A00000>; /* 106 MB */
- + };
- + };
- +
- + crypto@9D000 {
- + status = "okay";
- + };
- + };
- +
- + pcie-controller {
- + status = "okay";
- + /*
- + * The two PCIe units are accessible through
- + * standard PCIe slots on the board.
- + */
- + pcie@1,0 {
- + /* Port 0, Lane 0 */
- + status = "okay";
- + };
- + pcie@2,0 {
- + /* Port 1, Lane 0 */
- + status = "okay";
- + };
- + };
- + };
- +};
Advertisement
Add Comment
Please, Sign In to add comment
