//23 cntr, clk is 16 MHz
reg [22:0] cntr;
//*TODO*

always@(posedge clk)
    begin
        if(rst)
           cntr<=0;
        else
          cntr<=cntr+1;
   end