Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- wb_sdram_ctrl
- #(
- .TECHNOLOGY ("ALTERA"),
- .CLK_FREQ_MHZ (25), //(100), // sdram_clk freq in MHZ
- .POWERUP_DELAY (200), // power up delay in us
- .WB_PORTS (3), // Number of wishbone ports
- .ROW_WIDTH (13), // Row width
- .COL_WIDTH (9), // Column width
- .BA_WIDTH (2), // Ba width
- .tCAC (2), // CAS Latency
- .tRAC (5), // RAS Latency
- .tRP (2), // Command Period (PRE to ACT)
- .tRC (7), // Command Period (REF to REF / ACT to ACT)
- .tMRD (2) // Mode Register Set To Command Delay time
- )
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement