Advertisement
Guest User

Portal 2 - error

a guest
Sep 9th, 2014
402
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 85.52 KB | None | 0 0
  1. HLE: ! path: /dev_hdd0/game/
  2. HLE: ! (S)ELF: booting...
  3. LDR: ! Loading 'C:\Rpcs3\trunk\bin\dev_hdd0\game\BLUS30732\USRDIR\BOOT.BIN'...
  4. LDR: !
  5. LDR: ! Mount info:
  6. LDR: ! /dev_hdd0/ -> ./dev_hdd0/
  7. LDR: ! /dev_hdd1/ -> ./dev_hdd1/
  8. LDR: ! /dev_flash/ -> ./dev_flash/
  9. LDR: ! /dev_usb000/ -> ./dev_usb000/
  10. LDR: ! /dev_usb/ -> ./dev_usb000/
  11. LDR: ! /app_home/ -> C:\Rpcs3\trunk\bin\dev_hdd0\game\BLUS30732\
  12. LDR: ! /dev_bdvd/ -> C:\Rpcs3\trunk\bin\dev_hdd0\game\BLUS30732\/dev_bdvd/
  13. LDR: ! /host_root/ ->
  14. LDR: ! / -> C:\Rpcs3\trunk\bin\dev_hdd0\game\BLUS30732\
  15. LDR: ! /dev_hdd1/cache/NPUB30425//00000018/00000631 -> C:\Rpcs3\trunk\bin\dev_hdd1\cache\NPUB30425\00000018\00000631
  16. LDR: ! C:\Rpcs3\trunk\bin\dev_hdd1\cache\NPUB30425\00000018\00000631 -> \cache\NPUB30425\00000018\00000631
  17. LDR: !
  18. LDR: ! Title: Portal 2
  19. LDR: ! Serial: BLUS30732
  20. LDR: !
  21. MEM: ! Initializing memory: m_base_addr = 0x140670000
  22. MEM: ! Memory initialized.
  23. LDR: ! Imported function '_cellGcmInitBody' in 'cellGcmSys' module
  24. LDR: ! Imported function '_cellGcmSetFlipCommand' in 'cellGcmSys' module
  25. LDR: ! Imported function 'cellGcmAddressToOffset' in 'cellGcmSys' module
  26. LDR: ! Imported function '_cellGcmFunc15' in 'cellGcmSys' module
  27. LDR: ! Imported function 'cellGcmSetFlipMode' in 'cellGcmSys' module
  28. LDR: ! Imported function 'cellGcmGetDefaultCommandWordSize' in 'cellGcmSys' module
  29. LDR: ! Imported function 'cellGcmGetFlipStatus' in 'cellGcmSys' module
  30. LDR: ! Imported function 'cellGcmGetDefaultSegmentWordSize' in 'cellGcmSys' module
  31. LDR: ! Imported function 'cellGcmSetDefaultFifoSize' in 'cellGcmSys' module
  32. LDR: ! Imported function 'cellGcmSetDisplayBuffer' in 'cellGcmSys' module
  33. LDR: ! Imported function 'cellGcmGetControlRegister' in 'cellGcmSys' module
  34. LDR: ! Imported function 'cellGcmResetFlipStatus' in 'cellGcmSys' module
  35. LDR: ! Imported function '_cellGcmSetFlipCommandWithWaitLabel' in 'cellGcmSys' module
  36. LDR: ! Imported function 'cellGcmGetConfiguration' in 'cellGcmSys' module
  37. LDR: ! Imported function 'cellSysmoduleUnloadModule' in 'cellSysmodule' module
  38. LDR: ! Imported function 'cellSysmoduleLoadModule' in 'cellSysmodule' module
  39. LDR: ! Imported function 'cellSysmoduleIsLoaded' in 'cellSysmodule' module
  40. LDR: ! Imported function 'cellSysutilUnregisterCallback' in 'cellSysutil' module
  41. LDR: ! Imported function 'cellVideoOutConfigure' in 'cellSysutil' module
  42. LDR: ! Imported function 'cellSysutilCheckCallback' in 'cellSysutil' module
  43. LDR: ! Imported function 'cellSysCacheMount' in 'cellSysutil' module
  44. LDR: ! Imported function 'cellSysCacheClear' in 'cellSysutil' module
  45. LDR: ! Imported function 'cellVideoOutGetState' in 'cellSysutil' module
  46. LDR: ! Imported function 'cellSysutilRegisterCallback' in 'cellSysutil' module
  47. LDR: ! Imported function 'cellVideoOutGetResolution' in 'cellSysutil' module
  48. LDR: ! Imported function 'cellGameGetParamString' in 'cellGame' module
  49. LDR: ! Imported function 'cellGameContentPermit' in 'cellGame' module
  50. LDR: ! Imported function 'cellGameGetParamInt' in 'cellGame' module
  51. LDR: ! Imported function 'cellGamePatchCheck' in 'cellGame' module
  52. LDR: ! Imported function 'cellGameDataCheck' in 'cellGame' module
  53. LDR: ! Imported function 'cellGameBootCheck' in 'cellGame' module
  54. LDR: ! Imported function 'sys_lwmutex_lock' in 'sysPrxForUser' module
  55. LDR: ! Imported function 'sys_lwmutex_unlock' in 'sysPrxForUser' module
  56. LDR: ! Imported function 'sys_ppu_thread_create' in 'sysPrxForUser' module
  57. LDR: ! Imported function 'sys_prx_load_module' in 'sysPrxForUser' module
  58. LDR: ! Imported function '_sys_process_atexitspawn' in 'sysPrxForUser' module
  59. LDR: ! Imported function 'sys_lwmutex_create' in 'sysPrxForUser' module
  60. LDR: ! Imported function 'sys_ppu_thread_get_id' in 'sysPrxForUser' module
  61. LDR: ! Imported function 'sys_prx_register_library' in 'sysPrxForUser' module
  62. LDR: ! Imported function '_sys_spu_printf_initialize' in 'sysPrxForUser' module
  63. LDR: ! Imported function 'sys_game_process_exitspawn2' in 'sysPrxForUser' module
  64. LDR: ! Imported function 'sys_initialize_tls' in 'sysPrxForUser' module
  65. LDR: ! Imported function 'sys_prx_stop_module' in 'sysPrxForUser' module
  66. LDR: ! Imported function 'sys_time_get_system_time' in 'sysPrxForUser' module
  67. LDR: ! Imported function '_sys_process_at_Exitspawn' in 'sysPrxForUser' module
  68. LDR: ! Imported function 'sys_prx_start_module' in 'sysPrxForUser' module
  69. LDR: ! Imported function 'sys_prx_exitspawn_with_level' in 'sysPrxForUser' module
  70. LDR: ! Imported function 'sys_ppu_thread_once' in 'sysPrxForUser' module
  71. LDR: ! Imported function 'sys_ppu_thread_exit' in 'sysPrxForUser' module
  72. LDR: ! Imported function 'sys_lwmutex_destroy' in 'sysPrxForUser' module
  73. LDR: ! Imported function '_sys_spu_printf_finalize' in 'sysPrxForUser' module
  74. LDR: ! Imported function 'sys_process_exit' in 'sysPrxForUser' module
  75. LDR: ! Imported function 'sys_prx_unload_module' in 'sysPrxForUser' module
  76. HLE: S (S)ELF: boot done.
  77. HLE: W {PPU[1] Thread (CPUThread)[0x0010007c]} No pause.bin found, Auto Pause will not work.
  78. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 3
  79. HLE: W {PPU[1] Thread (CPUThread)[0x00041df4]} sys_memory warning: sys_memory_get_user_memory_size(mem_info_addr=0xd0010c04)
  80. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 4
  81. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 5
  82. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 6
  83. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 7
  84. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 8
  85. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 9
  86. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 10
  87. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 11
  88. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 12
  89. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 13
  90. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 14
  91. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 15
  92. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 16
  93. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 17
  94. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 18
  95. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 19
  96. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 20
  97. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 21
  98. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 22
  99. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 23
  100. HLE: W {PPU[1] Thread (CPUThread)[0x00100040]} sys_lwmutex warning: *** lwmutex created [_lc_mtx] (attribute=0x12): sq_id = 24
  101. HLE: E {PPU[1] Thread (CPUThread)[0x00100058]} sys_prx TODO: sys_prx_register_library(lib_addr=0xa4260)
  102. HLE: E {PPU[1] Thread (CPUThread)[0x00100058]} sys_prx TODO: sys_prx_register_library(lib_addr=0xa427c)
  103. HLE: E {PPU[1] Thread (CPUThread)[0x00100058]} sys_prx TODO: sys_prx_register_library(lib_addr=0xa4298)
  104. HLE: W {PPU[1] Thread (CPUThread)[0x000ae01c]} cellSysmodule warning: cellSysmoduleIsLoaded(CELL_SYSMODULE_SYSUTIL_GAME)
  105. HLE: W {PPU[1] Thread (CPUThread)[0x000ae010]} cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_SYSUTIL_GAME)
  106. HLE: W {PPU[1] Thread (CPUThread)[0x000fe040]} cellGame warning: cellGameBootCheck(type_addr=0xf9b34, attributes_addr=0xf9b38, size_addr=0xd0010270, dirName_addr=0xd00106d0)
  107. HLE: W {PPU[1] Thread (CPUThread)[0x000fe010]} cellGame warning: cellGameContentPermit(contentInfoPath_addr=0xd00106f0, usrdirPath_addr=0xd0010770)
  108. HLE: W {PPU[1] Thread (CPUThread)[0x000fe034]} cellGame warning: cellGameDataCheck(type=0x1, dirName_addr=0x0, size_addr=0xd0010270)
  109. HLE: W {PPU[1] Thread (CPUThread)[0x000fe004]} cellGame warning: cellGameGetParamString(id=0, buf_addr=0xf8ed0, bufsize=128)
  110. HLE: W {PPU[1] Thread (CPUThread)[0x000fe004]} cellGame warning: cellGameGetParamString(id=100, buf_addr=0xf8f50, bufsize=10)
  111. HLE: W {PPU[1] Thread (CPUThread)[0x000fe004]} cellGame warning: cellGameGetParamString(id=106, buf_addr=0xf8f5a, bufsize=6)
  112. HLE: W {PPU[1] Thread (CPUThread)[0x000fe01c]} cellGame warning: cellGameGetParamInt(id=102, value_addr=0xf8f68)
  113. HLE: W {PPU[1] Thread (CPUThread)[0x000fe01c]} cellGame warning: cellGameGetParamInt(id=103, value_addr=0xf8f6c)
  114. HLE: W {PPU[1] Thread (CPUThread)[0x000fe01c]} cellGame warning: cellGameGetParamInt(id=104, value_addr=0xf8f70)
  115. HLE: W {PPU[1] Thread (CPUThread)[0x000fe010]} cellGame warning: cellGameContentPermit(contentInfoPath_addr=0xf8f74, usrdirPath_addr=0xf9074)
  116. HLE: W {PPU[1] Thread (CPUThread)[0x000fe028]} cellGame warning: cellGamePatchCheck(size_addr=0xd001027c, reserved_addr=0x0)
  117. HLE: W {PPU[1] Thread (CPUThread)[0x000fe004]} cellGame warning: cellGameGetParamString(id=106, buf_addr=0xf8f60, bufsize=6)
  118. HLE: W {PPU[1] Thread (CPUThread)[0x000fe010]} cellGame warning: cellGameContentPermit(contentInfoPath_addr=0xf8ff4, usrdirPath_addr=0xf90f4)
  119. HLE: W {PPU[1] Thread (CPUThread)[0x000fc028]} cellSysutil warning: cellSysCacheMount(param_addr=0xd0010288)
  120. HLE: W {PPU[1] Thread (CPUThread)[0x000ae004]} cellSysmodule warning: cellSysmoduleUnloadModule(CELL_SYSMODULE_SYSUTIL_GAME)
  121. HLE: E {PPU[1] Thread (CPUThread)[0x00100028]} sys_prx TODO: sys_prx_load_module(path="/dev_bdvd/PS3_GAME/USRDIR/bin/tier0_ps3.sprx", flags=0x0, pOpt=0x0)
  122. HLE: W {PPU[1] Thread (CPUThread)[0x000fc04c]} cellSysutil warning: cellSysutilRegisterCallback(slot=0, func_addr=0xb1158, userdata=0xd0010c30)
  123. TTY: Entering Error Render loop, IO memory @30100000...
  124. HLE: W {PPU[1] Thread (CPUThread)[0x000ac004]} cellGcmSys warning: _cellGcmInitBody(context_addr=0xf9b84, cmdSize=0x10000, ioSize=0x100000, ioAddress=0x30100000)
  125. HLE: W {PPU[1] Thread (CPUThread)[0x000ac004]} cellGcmSys warning: *** local memory(addr=0xc0000000, size=0xf900000)
  126. HLE: W {PPU[1] Thread (CPUThread)[0x000ac004]} cellGcmSys warning: cellGcmInit(): 256MB io address space used
  127. HLE: W {PPU[1] Thread (CPUThread)[0x000ac004]} cellGcmSys warning: cellGcmMapEaIoAddress(ea=0x30100000, io=0x0, size=0x100000)
  128. RSX: ! {RSXThread} RSX thread started
  129. HLE: W {PPU[1] Thread (CPUThread)[0x000fc010]} cellSysutil warning: cellVideoOutConfigure(videoOut=0, config_addr=0xd0010a40, option_addr=0x0, waitForEvent=0x0)
  130. HLE: W {PPU[1] Thread (CPUThread)[0x000ac034]} cellGcmSys warning: cellGcmSetFlipMode(mode=2)
  131. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  132. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  133. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  134. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  135. RSX: W {RSXThread} New FBO (1280x720)
  136. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  137. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  138. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  139. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  140. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  141. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  142. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  143. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  144. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  145. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  146. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  147. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  148. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  149. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  150. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  151. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  152. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  153. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  154. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  155. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  156. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  157. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  158. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  159. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  160. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  161. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  162. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  163. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  164. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  165. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  166. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  167. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  168. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  169. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  170. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  171. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  172. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  173. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  174. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  175. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  176. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  177. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  178. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  179. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  180. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  181. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  182. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  183. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  184. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  185. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  186. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  187. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  188. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  189. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  190. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  191. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  192. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  193. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  194. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  195. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  196. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  197. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  198. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  199. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  200. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  201. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  202. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  203. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  204. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  205. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  206. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  207. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  208. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  209. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  210. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  211. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  212. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  213. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  214. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  215. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  216. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  217. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  218. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  219. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  220. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  221. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  222. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  223. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  224. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  225. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  226. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  227. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  228. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  229. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  230. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  231. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  232. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  233. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  234. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  235. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  236. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  237. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  238. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  239. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  240. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  241. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  242. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  243. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  244. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  245. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  246. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  247. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  248. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  249. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  250. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  251. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  252. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  253. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  254. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  255. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  256. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  257. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  258. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  259. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  260. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  261. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  262. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  263. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  264. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  265. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  266. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  267. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  268. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  269. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  270. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  271. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  272. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  273. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  274. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  275. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  276. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  277. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  278. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  279. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  280. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  281. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  282. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  283. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  284. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  285. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  286. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  287. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  288. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  289. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  290. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  291. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  292. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  293. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  294. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  295. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  296. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  297. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  298. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  299. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  300. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  301. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  302. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  303. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  304. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  305. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  306. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  307. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  308. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  309. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  310. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  311. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  312. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  313. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  314. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  315. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  316. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  317. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  318. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  319. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  320. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  321. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  322. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  323. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  324. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  325. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  326. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  327. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  328. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  329. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  330. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  331. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  332. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  333. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  334. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  335. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  336. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  337. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  338. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  339. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  340. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  341. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  342. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  343. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  344. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  345. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  346. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  347. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  348. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  349. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  350. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  351. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  352. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  353. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  354. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  355. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  356. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  357. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  358. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  359. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  360. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  361. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  362. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  363. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  364. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  365. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  366. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  367. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  368. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  369. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  370. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  371. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  372. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  373. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  374. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  375. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  376. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  377. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  378. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  379. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  380. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  381. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  382. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  383. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  384. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  385. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  386. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  387. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  388. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  389. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  390. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  391. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  392. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  393. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  394. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  395. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  396. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  397. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  398. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  399. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  400. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  401. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  402. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  403. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  404. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  405. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  406. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  407. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  408. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  409. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  410. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  411. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  412. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  413. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  414. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  415. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  416. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  417. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  418. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  419. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  420. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  421. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  422. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  423. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  424. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  425. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  426. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  427. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  428. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  429. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  430. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  431. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  432. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  433. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  434. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  435. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  436. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  437. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  438. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  439. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  440. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  441. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  442. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  443. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  444. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  445. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  446. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  447. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  448. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  449. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  450. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  451. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  452. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  453. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  454. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  455. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  456. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  457. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  458. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  459. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  460. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  461. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  462. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  463. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  464. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  465. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  466. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  467. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  468. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  469. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  470. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  471. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  472. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  473. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  474. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  475. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  476. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  477. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  478. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  479. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  480. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  481. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  482. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  483. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  484. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  485. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  486. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  487. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  488. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  489. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  490. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  491. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  492. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  493. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  494. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  495. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  496. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  497. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  498. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  499. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  500. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  501. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  502. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  503. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  504. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  505. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  506. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  507. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  508. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  509. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  510. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  511. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  512. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  513. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  514. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  515. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  516. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  517. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  518. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  519. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  520. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  521. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  522. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  523. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  524. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  525. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  526. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  527. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  528. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  529. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  530. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  531. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  532. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  533. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  534. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  535. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  536. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  537. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  538. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  539. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  540. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  541. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  542. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  543. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  544. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  545. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  546. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  547. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  548. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  549. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  550. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  551. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  552. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  553. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  554. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  555. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  556. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  557. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  558. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  559. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  560. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  561. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  562. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  563. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  564. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  565. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  566. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  567. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  568. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  569. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  570. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  571. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  572. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  573. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  574. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  575. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  576. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  577. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  578. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  579. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  580. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  581. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  582. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  583. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  584. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  585. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  586. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  587. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  588. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  589. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  590. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  591. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  592. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  593. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  594. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  595. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  596. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  597. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  598. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  599. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  600. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  601. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  602. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  603. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  604. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  605. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  606. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  607. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  608. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  609. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  610. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  611. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  612. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  613. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  614. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  615. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  616. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  617. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  618. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  619. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  620. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  621. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  622. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  623. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  624. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  625. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  626. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  627. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  628. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  629. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  630. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  631. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  632. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  633. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  634. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  635. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  636. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  637. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  638. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  639. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  640. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  641. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  642. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  643. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  644. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  645. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  646. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  647. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  648. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  649. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  650. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  651. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  652. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  653. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  654. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  655. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  656. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  657. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  658. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  659. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  660. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  661. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  662. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  663. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  664. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  665. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  666. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  667. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  668. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  669. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  670. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  671. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  672. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  673. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  674. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  675. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  676. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  677. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  678. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  679. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  680. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  681. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  682. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  683. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  684. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  685. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  686. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  687. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  688. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  689. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  690. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  691. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  692. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  693. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  694. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  695. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  696. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  697. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  698. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  699. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  700. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  701. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  702. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  703. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  704. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  705. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  706. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  707. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  708. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  709. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  710. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  711. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  712. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  713. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  714. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  715. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  716. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  717. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  718. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  719. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  720. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  721. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  722. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  723. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  724. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  725. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  726. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  727. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  728. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  729. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  730. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  731. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  732. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  733. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  734. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  735. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  736. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  737. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  738. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  739. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  740. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  741. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  742. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  743. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  744. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  745. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  746. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  747. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  748. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  749. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  750. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  751. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  752. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  753. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  754. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  755. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  756. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  757. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  758. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  759. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  760. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  761. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  762. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  763. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  764. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  765. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  766. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  767. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  768. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  769. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  770. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  771. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  772. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  773. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  774. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  775. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  776. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  777. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  778. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  779. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  780. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  781. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  782. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  783. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  784. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  785. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  786. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  787. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  788. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  789. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  790. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  791. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  792. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  793. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  794. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  795. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  796. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  797. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  798. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  799. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  800. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  801. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  802. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  803. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  804. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  805. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  806. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  807. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  808. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  809. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  810. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  811. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  812. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  813. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  814. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  815. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  816. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  817. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  818. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  819. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  820. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  821. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  822. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  823. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  824. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  825. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  826. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  827. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  828. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  829. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  830. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  831. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  832. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  833. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  834. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  835. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  836. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  837. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  838. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  839. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  840. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  841. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  842. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  843. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  844. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  845. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  846. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  847. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  848. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  849. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  850. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  851. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  852. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  853. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  854. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  855. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  856. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  857. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  858. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  859. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  860. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  861. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  862. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  863. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  864. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  865. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  866. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  867. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  868. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  869. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  870. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  871. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  872. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  873. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  874. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  875. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  876. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  877. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  878. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  879. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  880. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  881. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  882. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  883. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  884. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  885. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  886. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  887. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  888. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  889. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  890. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  891. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  892. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  893. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  894. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  895. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  896. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  897. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  898. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  899. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  900. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  901. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  902. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  903. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  904. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  905. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  906. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  907. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  908. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  909. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  910. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  911. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  912. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  913. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  914. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  915. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  916. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  917. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  918. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  919. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  920. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  921. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  922. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  923. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  924. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  925. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  926. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  927. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  928. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  929. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  930. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  931. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  932. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  933. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  934. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  935. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  936. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  937. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  938. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  939. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  940. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  941. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  942. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  943. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  944. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  945. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  946. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  947. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  948. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  949. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  950. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  951. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  952. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  953. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  954. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  955. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  956. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  957. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  958. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  959. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  960. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  961. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  962. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  963. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  964. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  965. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  966. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  967. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  968. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  969. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  970. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  971. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  972. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  973. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  974. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  975. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  976. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  977. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  978. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  979. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  980. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  981. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  982. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  983. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  984. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  985. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  986. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  987. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  988. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  989. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  990. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  991. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  992. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  993. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  994. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  995. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  996. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  997. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  998. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  999. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1000. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1001. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1002. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1003. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1004. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1005. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1006. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1007. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1008. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1009. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1010. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1011. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1012. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1013. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1014. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1015. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1016. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1017. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1018. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1019. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1020. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1021. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1022. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1023. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1024. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1025. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1026. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1027. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1028. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1029. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1030. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1031. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1032. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1033. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1034. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1035. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1036. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1037. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1038. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1039. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1040. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1041. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1042. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1043. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1044. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1045. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1046. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1047. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1048. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1049. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1050. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1051. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1052. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1053. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1054. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1055. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1056. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1057. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1058. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1059. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1060. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1061. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1062. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1063. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1064. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1065. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1066. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1067. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1068. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1069. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1070. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1071. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1072. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1073. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1074. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1075. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1076. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1077. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1078. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1079. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1080. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1081. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1082. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1083. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1084. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1085. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1086. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1087. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1088. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1089. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1090. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1091. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1092. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1093. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1094. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1095. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1096. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1097. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1098. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1099. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1100. RSX: W {RSXThread} FP not found in buffer!
  1101. RSX: W {RSXThread} VP not found in buffer!
  1102. RSX: ! {RSXThread} Add program (0):
  1103. RSX: ! {RSXThread} *** prog id = 3
  1104. RSX: ! {RSXThread} *** vp id = 2
  1105. RSX: ! {RSXThread} *** fp id = 1
  1106. RSX: ! {RSXThread} *** vp data size = 176
  1107. RSX: ! {RSXThread} *** fp data size = 160
  1108. RSX: ! {RSXThread} *** vp shader =
  1109. #version 330
  1110.  
  1111. uniform mat4 scaleOffsetMat = mat4(1.0);
  1112. vec4 dst_reg1 = vec4(0.0);
  1113. vec4 tmp0;
  1114. vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
  1115. vec4 dst_reg7 = vec4(0.0);
  1116. layout (location = 3) in vec4 in_diff_color;
  1117. layout (location = 2) in vec4 in_normal;
  1118. layout (location = 0) in vec4 in_pos;
  1119. uniform vec4 vc[468];
  1120. out vec4 diff_color;
  1121. out vec4 tc0;
  1122.  
  1123. void func0();
  1124.  
  1125. void main()
  1126. {
  1127. func0();
  1128. gl_Position = dst_reg0;
  1129. diff_color = dst_reg1;
  1130. tc0 = dst_reg7;
  1131. gl_Position = gl_Position * scaleOffsetMat;
  1132. }
  1133.  
  1134. void func0()
  1135. {
  1136. dst_reg1 = in_diff_color;
  1137. tmp0.xyz = in_normal.xyzx.xyz;
  1138. dst_reg0.w = vec4(dot(vec4(in_pos.xyzx.xyz, 1.0), vc[259])).w;
  1139. dst_reg0.z = vec4(dot(vec4(in_pos.xyzx.xyz, 1.0), vc[258])).z;
  1140. dst_reg0.y = vec4(dot(vec4(in_pos.xyzx.xyz, 1.0), vc[257])).y;
  1141. dst_reg0.x = vec4(dot(vec4(in_pos.xyzx.xyz, 1.0), vc[256])).x;
  1142. tmp0.w = vc[467].xxxx.w;
  1143. dst_reg7.w = vec4(dot(tmp0, vc[259])).w;
  1144. dst_reg7.z = vec4(dot(tmp0, vc[258])).z;
  1145. dst_reg7.y = vec4(dot(tmp0, vc[257])).y;
  1146. dst_reg7.x = vec4(dot(tmp0, vc[256])).x;
  1147. }
  1148.  
  1149. RSX: ! {RSXThread} *** fp shader =
  1150. #version 330
  1151.  
  1152. vec4 r0 = vec4(0.0, 0.0, 0.0, 0.0);
  1153. vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
  1154. in vec4 tc0;
  1155. in vec4 diff_color;
  1156. uniform vec4 fc48 = vec4(0.577000, -0.577000, 0.000000, 0.000000);
  1157. uniform vec4 fc80 = vec4(0.150000, 0.000000, 0.000000, 0.000000);
  1158. uniform vec4 fc112 = vec4(0.150000, 0.000000, 0.000000, 0.000000);
  1159. layout (location = 0) out vec4 ocol0;
  1160.  
  1161. void main()
  1162. {
  1163. r0.x = vec4(dot(tc0, tc0)).x;
  1164. r0.xyz = (tc0 / sqrt(r0)).xyz;
  1165. r0.x = vec4(dot(r0.xyz, fc48.xxyy.xyz)).x;
  1166. r0.x = (r0 + fc80.xxxx).x;
  1167. r0.z = max(r0.xxxx, fc112.xxxx).z;
  1168. h0 = diff_color;
  1169. r0 = (h0 * r0.zzzz);
  1170. ocol0 = r0;
  1171. }
  1172.  
  1173. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1174. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1175. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1176. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1177. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1178. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1179. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1180. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1181. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1182. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1183. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1184. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1185. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1186. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1187. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1188. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1189. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1190. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1191. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1192. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1193. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1194. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1195. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1196. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1197. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1198. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1199. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1200. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1201. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1202. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1203. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1204. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1205. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1206. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1207. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1208. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1209. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1210. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1211. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1212. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1213. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1214. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1215. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1216. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1217. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1218. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1219. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1220. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1221. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1222. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1223. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1224. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1225. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1226. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1227. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1228. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1229. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1230. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1231. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1232. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1233. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1234. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1235. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1236. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1237. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1238. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1239. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1240. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1241. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1242. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1243. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1244. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1245. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1246. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1247. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1248. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1249. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1250. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1251. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1252. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1253. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1254. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1255. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1256. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1257. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1258. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1259. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1260. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1261. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1262. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1263. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1264. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1265. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1266. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1267. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1268. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1269. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1270. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1271. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1272. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1273. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1274. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1275. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1276. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1277. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1278. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1279. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1280. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1281. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1282. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1283. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1284. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1285. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1286. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1287. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1288. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1289. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1290. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1291. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1292. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1293. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1294. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1295. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1296. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1297. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1298. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1299. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1300. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1301. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1302. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1303. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1304. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1305. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1306. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1307. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1308. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1309. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1310. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1311. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1312. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1313. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1314. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1315. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1316. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1317. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1318. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1319. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1320. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1321. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1322. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1323. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1324. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1325. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1326. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1327. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1328. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1329. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1330. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1331. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1332. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1333. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1334. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1335. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1336. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1337. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1338. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1339. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1340. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1341. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1342. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1343. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1344. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1345. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1346. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1347. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1348. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1349. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1350. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1351. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1352. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1353. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1354. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1355. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1356. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1357. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1358. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1359. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1360. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1361. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1362. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1363. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1364. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1365. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1366. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1367. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1368. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1369. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1370. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1371. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1372. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1373. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1374. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1375. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1376. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1377. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1378. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1379. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1380. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1381. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1382. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1383. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1384. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1385. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1386. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1387. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1388. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1389. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1390. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1391. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1392. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1393. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1394. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1395. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1396. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1397. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1398. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1399. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1400. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1401. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1402. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1403. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1404. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1405. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1406. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1407. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1408. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1409. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1410. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1411. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1412. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1413. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1414. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1415. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1416. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1417. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1418. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1419. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1420. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1421. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1422. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1423. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1424. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1425. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1426. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1427. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1428. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1429. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1430. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1431. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1432. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1433. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1434. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1435. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1436. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1437. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1438. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1439. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1440. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1441. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1442. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1443. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1444. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1445. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1446. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1447. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1448. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1449. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1450. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1451. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1452. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1453. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1454. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1455. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1456. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1457. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1458. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1459. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1460. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1461. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1462. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1463. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1464. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1465. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1466. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1467. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1468. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1469. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1470. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1471. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1472. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
  1473. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_INPUT_MASK: d
  1474. RSX: W {RSXThread} NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK: 4025
  1475. RSX: W {RSXThread} NV4097_SET_TEX_COORD_CONTROL
  1476. RSX: W {RSXThread} TODO: NV4097_SET_WINDOW_OFFSET: x=0, y=0
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement