Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- # After PrologEpilogCodeInserter
- # Machine code for function heap_initialize: Post SSA
- Function Live Ins: %R0 in %vreg0, %R1 in %vreg1
- Function Live Outs: %R0
- BB#0: derived from LLVM BB %entry
- Live Ins: %R0 %R1
- STrri_a %SP, -4, %FP
- %FP<def> = MOVrr %SP
- STrri %R0, 0, %R1; mem:ST4[%size11]
- %R2<def> = ADDrui %R0, 32, pred:0, pred:%noreg
- STrri %R0, 16, %R2<kill>; mem:ST4[%first]
- %R2<def> = LDri %R0, 0; mem:LD4[%size22]
- %R2<def> = ADDrsi %R2<kill>, -48
- STrri %R0, 4, %R2<kill>; mem:ST4[%free]
- STliri %R0, 8, 1; mem:ST4[%num_free]
- STliri %R0, 12, 0; mem:ST4[%num_alloced]
- %R2<def> = LDri %R0, 16; mem:LD4[%first4]
- STrri %R0, 20, %R2<kill>; mem:ST4[%freel]
- %R2<def> = LDri %R0, 16; mem:LD4[%first5]
- %R1<def> = ADDrr %R1<kill>, %R2<kill>, pred:0, pred:%noreg
- %R1<def> = ADDrsi %R1<kill>, -64
- STrri %R0, 24, %R1<kill>; mem:ST4[%llastb]
- %R1<def> = LDri %R0, 16; mem:LD4[%first9]
- STliri %R1<kill>, 4, 0; mem:ST4[%psize]
- %R1<def> = LDri %R0, 4; mem:LD4[%free10]
- %R1<def> = ADDrui %R1<kill>, 16, pred:0, pred:%noreg
- %R2<def> = LDri %R0, 16; mem:LD4[%first11]
- STrri %R2<kill>, 0, %R1<kill>; mem:ST4[%tsize3]
- %R1<def> = LDri %R0, 16; mem:LD4[%first12]
- STliri %R1<kill>, 8, 6; mem:ST4[%flags]
- %R1<def> = LDri %R0, 16; mem:LD4[%first13]
- STliri %R1<kill>, 16, 0; mem:ST4[%next]
- %R1<def> = LDri %R0, 16; mem:LD4[%first14]
- STliri %R1<kill>, 12, 0; mem:ST4[%prev]
- LDri_ab %FP, %SP, 4
- RET %R0<imp-use,kill>
- # End machine code for function heap_initialize.
- *** Bad machine code: Explicit definition marked as use ***
- - function: heap_initialize
- - basic block: entry 0x37a4a50 (BB#0)
- - instruction: LDri_ab %FP, %SP, 4
- - operand 0: %FP
- LLVM ERROR: Found 1 machine code errors.
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement