Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- when the card is still alive: ethtool eth0
- Settings for eth0:
- Supported ports: [ TP ]
- Supported link modes: 10baseT/Half 10baseT/Full
- 100baseT/Half 100baseT/Full
- 1000baseT/Full
- Supports auto-negotiation: Yes
- Advertised link modes: 10baseT/Half 10baseT/Full
- 100baseT/Half 100baseT/Full
- 1000baseT/Full
- Advertised pause frame use: No
- Advertised auto-negotiation: Yes
- Link partner advertised link modes: Not reported
- Link partner advertised pause frame use: No
- Link partner advertised auto-negotiation: No
- Speed: 10Mb/s
- Duplex: Half
- Port: Twisted Pair
- PHYAD: 1
- Transceiver: internal
- Auto-negotiation: on
- MDI-X: off
- Supports Wake-on: pumbag
- Wake-on: g
- Current message level: 0x00000001 (1)
- Link detected: yes
- ethtool -t eth0
- The test result is PASS
- The test extra info:
- Register test (offline) 0
- Eeprom test (offline) 0
- Interrupt test (offline) 0
- Loopback test (offline) 0
- Link test (on/offline) 0
- ethtool -d eth0
- MAC Registers
- -------------
- 0x00000: CTRL (Device control register) 0x00100248
- Endian mode (buffers): little
- Link reset: reset
- Set link up: 1
- Invert Loss-Of-Signal: no
- Receive flow control: disabled
- Transmit flow control: disabled
- VLAN mode: disabled
- Auto speed detect: disabled
- Speed select: 1000Mb/s
- Force speed: no
- Force duplex: no
- 0x00008: STATUS (Device status register) 0x00080702
- Duplex: half
- Link up: link config
- TBI mode: disabled
- Link speed: 10Mb/s
- Bus type: PCI
- Bus speed: 33MHz
- Bus width: 32-bit
- 0x00100: RCTL (Receive control register) 0x04048002
- Receiver: enabled
- Store bad packets: disabled
- Unicast promiscuous: disabled
- Multicast promiscuous: disabled
- Long packet: disabled
- Descriptor minimum threshold size: 1/2
- Broadcast accept mode: accept
- VLAN filter: enabled
- Canonical form indicator: disabled
- Discard pause frames: filtered
- Pass MAC control frames: don't pass
- Receive buffer size: 2048
- 0x02808: RDLEN (Receive desc length) 0x00001000
- 0x02810: RDH (Receive desc head) 0x00000037
- 0x02818: RDT (Receive desc tail) 0x00000035
- 0x02820: RDTR (Receive delay timer) 0x00000000
- 0x00400: TCTL (Transmit ctrl register) 0x3103F0FA
- Transmitter: enabled
- Pad short packets: enabled
- Software XOFF Transmission: disabled
- Re-transmit on late collision: enabled
- 0x03808: TDLEN (Transmit desc length) 0x00001000
- 0x03810: TDH (Transmit desc head) 0x000000D3
- 0x03818: TDT (Transmit desc tail) 0x000000D3
- 0x03820: TIDV (Transmit delay timer) 0x00000008
- PHY type: unknown
- ===========================================================
- when the card is dead:
- MAC Registers
- -------------
- 0x00000: CTRL (Device control register) 0xFFFFFFFF
- Endian mode (buffers): big
- Link reset: reset
- Set link up: 1
- Invert Loss-Of-Signal: yes
- Receive flow control: enabled
- Transmit flow control: enabled
- VLAN mode: enabled
- Auto speed detect: enabled
- Speed select: not used
- Force speed: yes
- Force duplex: yes
- 0x00008: STATUS (Device status register) 0xFFFFFFFF
- Duplex: full
- Link up: link config
- TBI mode: enabled
- Link speed: not used
- Bus type: PCI-X
- Bus speed: 133MHz
- Bus width: 64-bit
- 0x00100: RCTL (Receive control register) 0xFFFFFFFF
- Receiver: enabled
- Store bad packets: enabled
- Unicast promiscuous: enabled
- Multicast promiscuous: enabled
- Long packet: enabled
- Descriptor minimum threshold size: reserved
- Broadcast accept mode: accept
- VLAN filter: enabled
- Canonical form indicator: enabled
- Discard pause frames: ignored
- Pass MAC control frames: pass
- Receive buffer size: 4096
- 0x02808: RDLEN (Receive desc length) 0xFFFFFFFF
- 0x02810: RDH (Receive desc head) 0xFFFFFFFF
- 0x02818: RDT (Receive desc tail) 0xFFFFFFFF
- 0x02820: RDTR (Receive delay timer) 0xFFFFFFFF
- 0x00400: TCTL (Transmit ctrl register) 0xFFFFFFFF
- Transmitter: enabled
- Pad short packets: enabled
- Software XOFF Transmission: enabled
- Re-transmit on late collision: enabled
- 0x03808: TDLEN (Transmit desc length) 0xFFFFFFFF
- 0x03810: TDH (Transmit desc head) 0xFFFFFFFF
- 0x03818: TDT (Transmit desc tail) 0xFFFFFFFF
- 0x03820: TIDV (Transmit delay timer) 0xFFFFFFFF
- PHY type: unknown
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement