Not a member of Pastebin yet?
                        Sign Up,
                        it unlocks many cool features!                    
                - library IEEE;
 - use IEEE.std_logic_1164.all; -- defines std_logic types
 - use IEEE.STD_LOGIC_ARITH.ALL;
 - use IEEE.STD_LOGIC_UNSIGNED.ALL;
 - -- Copyright (C) 2007, Peter C. Wallace, Mesa Electronics
 - -- http://www.mesanet.com
 - --
 - -- This program is is licensed under a disjunctive dual license giving you
 - -- the choice of one of the two following sets of free software/open source
 - -- licensing terms:
 - --
 - -- * GNU General Public License (GPL), version 2.0 or later
 - -- * 3-clause BSD License
 - --
 - --
 - -- The GNU GPL License:
 - --
 - -- This program is free software; you can redistribute it and/or modify
 - -- it under the terms of the GNU General Public License as published by
 - -- the Free Software Foundation; either version 2 of the License, or
 - -- (at your option) any later version.
 - --
 - -- This program is distributed in the hope that it will be useful,
 - -- but WITHOUT ANY WARRANTY; without even the implied warranty of
 - -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 - -- GNU General Public License for more details.
 - --
 - -- You should have received a copy of the GNU General Public License
 - -- along with this program; if not, write to the Free Software
 - -- Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 - --
 - --
 - -- The 3-clause BSD License:
 - --
 - -- Redistribution and use in source and binary forms, with or without
 - -- modification, are permitted provided that the following conditions
 - -- are met:
 - --
 - -- * Redistributions of source code must retain the above copyright
 - -- notice, this list of conditions and the following disclaimer.
 - --
 - -- * Redistributions in binary form must reproduce the above
 - -- copyright notice, this list of conditions and the following
 - -- disclaimer in the documentation and/or other materials
 - -- provided with the distribution.
 - --
 - -- * Neither the name of Mesa Electronics nor the names of its
 - -- contributors may be used to endorse or promote products
 - -- derived from this software without specific prior written
 - -- permission.
 - --
 - --
 - -- Disclaimer:
 - --
 - -- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 - -- "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 - -- LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 - -- FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 - -- COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 - -- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 - -- BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 - -- LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 - -- CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 - -- LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 - -- ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 - -- POSSIBILITY OF SUCH DAMAGE.
 - --
 - use work.IDROMConst.all;
 - package MYPINS0 is
 - constant ModuleID : ModuleIDType :=(
 - (WatchDogTag, x"00", ClockLowTag, x"01", WatchDogTimeAddr&PadT, WatchDogNumRegs, x"00", WatchDogMPBitMask),
 - (IOPortTag, x"00", ClockLowTag, x"02", PortAddr&PadT, IOPortNumRegs, x"00", IOPortMPBitMask),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (StepGenTag, x"02", ClockLowTag, x"08", StepGenRateAddr&PadT, StepGenNumRegs, x"00", StepGenMPBitMask),
 - (PWMTag, x"00", ClockHighTag, x"02", PWMValAddr&PadT, PWMNumRegs, x"00", PWMMPBitMask),
 - (LEDTag, x"00", ClockLowTag, x"01", LEDAddr&PadT, LEDNumRegs, x"00", LEDMPBitMask),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000"),
 - (NullTag, x"00", NullTag, x"00", NullAddr&PadT, x"00", x"00", x"00000000")
 - );
 - constant PinDesc : PinDescType :=(
 - -- Base func sec unit sec func sec pin -- external DB25
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 00 PIN 1 Output 2 just GPIO
 - IOPortTag & x"00" & PWMTag & PWMAOutPin, -- I/O 01 PIN 14 Spindle DAC PWM
 - IOPortTag & x"00" & StepGenTag & StepGenStepPin, -- I/O 02 PIN 2 X 1
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 03 PIN 15 just GPIO
 - IOPortTag & x"00" & StepGenTag & StepGenDirPin, -- I/O 04 PIN 3 X 2
 - IOPortTag & x"00" & PWMTag & PWMBDirPin, -- I/O 05 PIN 16 Spindle DAC Dir
 - IOPortTag & x"00" & StepGenTag & StepGenTable2Pin, -- I/O 06 PIN 4 X 3
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 07 PIN 17 Output 1 just GPIO
 - IOPortTag & x"00" & StepGenTag & StepGenTable3Pin, -- I/O 08 PIN 5 X 4
 - IOPortTag & x"01" & StepGenTag & StepGenStepPin, -- I/O 09 PIN 6 Y 1
 - IOPortTag & x"01" & StepGenTag & StepGenDirPin, -- I/O 10 PIN 7 Y 2
 - IOPortTag & x"01" & StepGenTag & StepGenTable2Pin, -- I/O 11 PIN 8 Y 3
 - IOPortTag & x"01" & StepGenTag & StepGenTable3Pin, -- I/O 12 PIN 9 Y 4
 - IOPortTag & x"02" & StepGenTag & StepGenStepPin, -- I/O 13 PIN 10 Z 1
 - IOPortTag & x"02" & StepGenTag & StepGenDirPin, -- I/O 14 PIN 11 Z 2
 - IOPortTag & x"02" & StepGenTag & StepGenTable2Pin, -- I/O 15 PIN 12 Z 3
 - IOPortTag & x"02" & StepGenTag & StepGenTable3Pin, -- I/O 16 PIN 13 Z 4
 - -- 26 HDR -- IDC DB25
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 17 PIN 1 PIN 1 Output 2 just GPIO
 - IOPortTag & x"01" & PWMTag & PWMAOutPin, -- I/O 18 PIN 2 PIN 14 Spindle DAC PWM
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 19 PIN 3 PIN 2 Input 4 just GPIO
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 20 PIN 4 PIN 15 just GPIO
 - emptypin, -- I/O 21 PIN 5 PIN 3 X2 Dir
 - IOPortTag & x"01" & PWMTag & PWMBDirPin, -- I/O 22 PIN 6 PIN 16 Spindle DAC DirHz)
 - emptypin, -- I/O 23 PIN 7 PIN 4 Y2 Step
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 24 PIN 8 PIN 17 Output 1 just GPIO
 - emptypin, -- I/O 25 PIN 9 PIN 5 Y2 Dir
 - emptypin, -- I/O 26 PIN 11 PIN 6 Z2 Step
 - emptypin, -- I/O 27 PIN 13 PIN 7 Z2 Dir
 - emptypin, -- I/O 28 PIN 15 PIN 8 A2 Step
 - emptypin, -- I/O 29 PIN 17 PIN 9 A2 Dir
 - IOPortTag & x"00" & NullTag & NullPin, -- I/O 30 PIN 19 PIN 10 Input 4 just GPIO
 - emptypin, -- I/O 31 PIN 21 PIN 11 Input 2 (Quad A)
 - emptypin, -- I/O 32 PIN 23 PIN 12 Input 3 (Quad B))
 - emptypin, -- I/O 33 PIN 25 PIN 13 Input 4 (Quad Idx)
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin, -- added for 34 pin 5I25
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin, -- added for IDROM v3
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,
 - emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin,emptypin);
 - end package MYPINS0;
 
Advertisement
 
                    Add Comment                
                
                        Please, Sign In to add comment