Pastebin launched a little side project called VERYVIRAL.com, check it out ;-) Want more features on Pastebin? Sign Up, it's FREE!
Guest

Untitled

By: thesame on Oct 25th, 2012  |  syntax: None  |  size: 26.05 KB  |  views: 40  |  expires: Never
download  |  raw  |  embed  |  report abuse  |  print
Text below is selected. Please press Ctrl+C to copy to your clipboard. (⌘+C on Mac)
  1.  
  2.  
  3.  
  4. coreboot-4.0-2841-g655a65c Thu Oct 25 17:04:26 EEST 2012 starting...
  5. Loading image.
  6. CBFS: Looking for 'fallback/coreboot_ram'
  7. CBFS: found.
  8. CBFS: loading stage fallback/coreboot_ram @ 0x100000 (278528 bytes), entry @ 0x100000
  9. Jumping to image.
  10. coreboot-4.0-2841-g655a65c Thu Oct 25 17:04:26 EEST 2012 booting...
  11. clocks_per_usec: 753
  12. Enumerating buses...
  13. Show all devs...Before device enumeration.
  14. Root Device: enabled 1
  15. APIC_CLUSTER: 0: enabled 1
  16. APIC: 00: enabled 1
  17. PCI_DOMAIN: 0000: enabled 1
  18. PCI: 00:00.0: enabled 1
  19. PCI: 00:01.0: enabled 1
  20. PCI: 00:07.0: enabled 1
  21. PNP: 03f0.0: enabled 1
  22. PNP: 03f0.1: enabled 1
  23. PNP: 03f0.2: enabled 1
  24. PNP: 03f0.3: enabled 1
  25. PNP: 03f0.5: enabled 1
  26. PNP: 03f0.6: enabled 1
  27. PNP: 03f0.7: enabled 1
  28. PNP: 03f0.8: enabled 1
  29. PNP: 03f0.a: enabled 1
  30. PCI: 00:07.1: enabled 1
  31. PCI: 00:07.2: enabled 1
  32. PCI: 00:07.3: enabled 1
  33. PCI: 00:13.0: enabled 1
  34. Compare with tree...
  35. Root Device: enabled 1
  36.  APIC_CLUSTER: 0: enabled 1
  37.   APIC: 00: enabled 1
  38.  PCI_DOMAIN: 0000: enabled 1
  39.   PCI: 00:00.0: enabled 1
  40.   PCI: 00:01.0: enabled 1
  41.   PCI: 00:07.0: enabled 1
  42.    PNP: 03f0.0: enabled 1
  43.    PNP: 03f0.1: enabled 1
  44.    PNP: 03f0.2: enabled 1
  45.    PNP: 03f0.3: enabled 1
  46.    PNP: 03f0.5: enabled 1
  47.    PNP: 03f0.6: enabled 1
  48.    PNP: 03f0.7: enabled 1
  49.    PNP: 03f0.8: enabled 1
  50.    PNP: 03f0.a: enabled 1
  51.   PCI: 00:07.1: enabled 1
  52.   PCI: 00:07.2: enabled 1
  53.   PCI: 00:07.3: enabled 1
  54.   PCI: 00:13.0: enabled 1
  55. scan_static_bus for Root Device
  56. APIC_CLUSTER: 0 enabled
  57. PCI_DOMAIN: 0000 enabled
  58. PCI_DOMAIN: 0000 scanning...
  59. PCI: pci_scan_bus for bus 00
  60. PCI: 00:00.0 [8086/7190] ops
  61. PCI: 00:00.0 [8086/7190] enabled
  62. PCI: 00:01.0 [8086/7191] enabled
  63. PCI: 00:07.0 [8086/7110] bus ops
  64. PCI: 00:07.0 [8086/7110] enabled
  65. PCI: 00:07.1 [8086/7111] ops
  66. PCI: 00:07.1 [8086/7111] enabled
  67. PCI: 00:07.2 [8086/7112] ops
  68. PCI: 00:07.2 [8086/7112] enabled
  69. PCI: 00:07.3 [8086/7113] bus ops
  70. pwrmgt_enable: gpo default missing in devicetree.cb!
  71. PCI: 00:07.3 [8086/7113] enabled
  72. PCI: 00:08.0 [10ec/8139] enabled
  73. PCI: Static device PCI: 00:13.0 not found, disabling it.
  74. do_pci_scan_bridge for PCI: 00:01.0
  75. PCI: pci_scan_bus for bus 01
  76. PCI: 01:00.0 [5333/8a13] enabled
  77. PCI: pci_scan_bus returning with max=001
  78. do_pci_scan_bridge returns max 1
  79. scan_static_bus for PCI: 00:07.0
  80. PNP: 03f0.0 enabled
  81. PNP: 03f0.1 enabled
  82. PNP: 03f0.2 enabled
  83. PNP: 03f0.3 enabled
  84. PNP: 03f0.5 enabled
  85. PNP: 03f0.6 enabled
  86. PNP: 03f0.7 enabled
  87. PNP: 03f0.8 enabled
  88. PNP: 03f0.a enabled
  89. scan_static_bus for PCI: 00:07.0 done
  90. scan_static_bus for PCI: 00:07.3
  91. scan_static_bus for PCI: 00:07.3 done
  92. PCI: pci_scan_bus returning with max=001
  93. scan_static_bus for Root Device done
  94. done
  95. found VGA at PCI: 01:00.0
  96. Setting up VGA for PCI: 01:00.0
  97. Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:01.0
  98. Setting PCI_BRIDGE_CTL_VGA for bridge PCI_DOMAIN: 0000
  99. Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
  100. Allocating resources...
  101. Reading resources...
  102. Root Device read_resources bus 0 link: 0
  103. APIC_CLUSTER: 0 read_resources bus 0 link: 0
  104. APIC: 00 missing read_resources
  105. APIC_CLUSTER: 0 read_resources bus 0 link: 0 done
  106. PCI_DOMAIN: 0000 read_resources bus 0 link: 0
  107. PCI: 00:01.0 read_resources bus 1 link: 0
  108. PCI: 00:01.0 read_resources bus 1 link: 0 done
  109. PCI: 00:07.0 read_resources bus 0 link: 0
  110. PNP: 03f0.8 missing read_resources
  111. PCI: 00:07.0 read_resources bus 0 link: 0 done
  112. PCI_DOMAIN: 0000 read_resources bus 0 link: 0 done
  113. Root Device read_resources bus 0 link: 0 done
  114. Done reading resources.
  115. Show resources in subtree (Root Device)...After reading.
  116.  Root Device child on link 0 APIC_CLUSTER: 0
  117.   APIC_CLUSTER: 0 child on link 0 APIC: 00
  118.    APIC: 00
  119.   PCI_DOMAIN: 0000 child on link 0 PCI: 00:00.0
  120.   PCI_DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
  121.   PCI_DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
  122.    PCI: 00:00.0
  123.    PCI: 00:00.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffff flags 1200 index 10
  124.    PCI: 00:01.0 child on link 0 PCI: 01:00.0
  125.    PCI: 00:01.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
  126.    PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
  127.    PCI: 00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
  128.     PCI: 01:00.0
  129.     PCI: 01:00.0 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 200 index 10
  130.     PCI: 01:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffff flags 2200 index 30
  131.    PCI: 00:07.0 child on link 0 PNP: 03f0.0
  132.    PCI: 00:07.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
  133.    PCI: 00:07.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
  134.     PNP: 03f0.0
  135.     PNP: 03f0.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
  136.     PNP: 03f0.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
  137.     PNP: 03f0.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
  138.     PNP: 03f0.1
  139.     PNP: 03f0.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
  140.     PNP: 03f0.1 resource base 7 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
  141.     PNP: 03f0.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
  142.     PNP: 03f0.2
  143.     PNP: 03f0.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
  144.     PNP: 03f0.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
  145.     PNP: 03f0.3
  146.     PNP: 03f0.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
  147.     PNP: 03f0.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
  148.     PNP: 03f0.5
  149.     PNP: 03f0.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 60
  150.     PNP: 03f0.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 62
  151.     PNP: 03f0.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
  152.     PNP: 03f0.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
  153.     PNP: 03f0.6
  154.     PNP: 03f0.6 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
  155.     PNP: 03f0.6 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  156.     PNP: 03f0.7
  157.     PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
  158.     PNP: 03f0.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
  159.     PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  160.     PNP: 03f0.8
  161.     PNP: 03f0.a
  162.     PNP: 03f0.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  163.    PCI: 00:07.1
  164.    PCI: 00:07.1 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
  165.    PCI: 00:07.2
  166.    PCI: 00:07.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
  167.    PCI: 00:07.3
  168.    PCI: 00:07.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
  169.    PCI: 00:07.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
  170.    PCI: 00:08.0
  171.    PCI: 00:08.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
  172.    PCI: 00:08.0 resource base 0 size 100 align 8 gran 8 limit ffffffff flags 200 index 14
  173.    PCI: 00:13.0
  174. PCI_DOMAIN: 0000 compute_resources_io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
  175. PCI: 00:01.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
  176. PCI: 00:01.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
  177. PCI: 00:08.0 10 *  [0x0 - 0xff] io
  178. PCI: 00:07.2 20 *  [0x400 - 0x41f] io
  179. PCI: 00:07.1 20 *  [0x420 - 0x42f] io
  180. PCI_DOMAIN: 0000 compute_resources_io: base: 430 size: 430 align: 8 gran: 0 limit: ffff done
  181. PCI_DOMAIN: 0000 compute_resources_mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
  182. PCI: 00:01.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  183. PCI: 00:01.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
  184. PCI: 00:01.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  185. PCI: 01:00.0 10 *  [0x0 - 0x3ffffff] mem
  186. PCI: 01:00.0 30 *  [0x4000000 - 0x400ffff] mem
  187. PCI: 00:01.0 compute_resources_mem: base: 4010000 size: 4100000 align: 26 gran: 20 limit: ffffffff done
  188. PCI: 00:00.0 10 *  [0x0 - 0xfffffff] prefmem
  189. PCI: 00:01.0 20 *  [0x10000000 - 0x140fffff] mem
  190. PCI: 00:08.0 14 *  [0x14100000 - 0x141000ff] mem
  191. PCI_DOMAIN: 0000 compute_resources_mem: base: 14100100 size: 14100100 align: 28 gran: 0 limit: ffffffff done
  192. avoid_fixed_resources: PCI_DOMAIN: 0000
  193. avoid_fixed_resources:@PCI_DOMAIN: 0000 10000000 limit 0000ffff
  194. avoid_fixed_resources:@PCI_DOMAIN: 0000 10000100 limit ffffffff
  195. constrain_resources: PCI_DOMAIN: 0000
  196. constrain_resources: PCI: 00:00.0
  197. constrain_resources: PCI: 00:01.0
  198. constrain_resources: PCI: 01:00.0
  199. constrain_resources: PCI: 00:07.0
  200. constrain_resources: PNP: 03f0.0
  201. constrain_resources: PNP: 03f0.1
  202. constrain_resources: PNP: 03f0.2
  203. constrain_resources: PNP: 03f0.3
  204. constrain_resources: PNP: 03f0.5
  205. constrain_resources: PNP: 03f0.6
  206. constrain_resources: PNP: 03f0.7
  207. constrain_resources: PNP: 03f0.8
  208. constrain_resources: PNP: 03f0.a
  209. constrain_resources: PCI: 00:07.1
  210. constrain_resources: PCI: 00:07.2
  211. constrain_resources: PCI: 00:07.3
  212. constrain_resources: PCI: 00:08.0
  213. avoid_fixed_resources2: PCI_DOMAIN: 0000@10000000 limit 0000ffff
  214.         lim->base 00001000 lim->limit 0000e3ff
  215. avoid_fixed_resources2: PCI_DOMAIN: 0000@10000100 limit ffffffff
  216.         lim->base 00000000 lim->limit ff7fffff
  217. Setting resources...
  218. PCI_DOMAIN: 0000 allocate_resources_io: base:1000 size:430 align:8 gran:0 limit:e3ff
  219. Assigned: PCI: 00:08.0 10 *  [0x1000 - 0x10ff] io
  220. Assigned: PCI: 00:07.2 20 *  [0x1400 - 0x141f] io
  221. Assigned: PCI: 00:07.1 20 *  [0x1420 - 0x142f] io
  222. PCI_DOMAIN: 0000 allocate_resources_io: next_base: 1430 size: 430 align: 8 gran: 0 done
  223. PCI: 00:01.0 allocate_resources_io: base:e3ff size:0 align:12 gran:12 limit:e3ff
  224. PCI: 00:01.0 allocate_resources_io: next_base: e3ff size: 0 align: 12 gran: 12 done
  225. PCI_DOMAIN: 0000 allocate_resources_mem: base:e0000000 size:14100100 align:28 gran:0 limit:ff7fffff
  226. Assigned: PCI: 00:00.0 10 *  [0xe0000000 - 0xefffffff] prefmem
  227. Assigned: PCI: 00:01.0 20 *  [0xf0000000 - 0xf40fffff] mem
  228. Assigned: PCI: 00:08.0 14 *  [0xf4100000 - 0xf41000ff] mem
  229. PCI_DOMAIN: 0000 allocate_resources_mem: next_base: f4100100 size: 14100100 align: 28 gran: 0 done
  230. PCI: 00:01.0 allocate_resources_prefmem: base:ff7fffff size:0 align:20 gran:20 limit:ff7fffff
  231. PCI: 00:01.0 allocate_resources_prefmem: next_base: ff7fffff size: 0 align: 20 gran: 20 done
  232. PCI: 00:01.0 allocate_resources_mem: base:f0000000 size:4100000 align:26 gran:20 limit:ff7fffff
  233. Assigned: PCI: 01:00.0 10 *  [0xf0000000 - 0xf3ffffff] mem
  234. Assigned: PCI: 01:00.0 30 *  [0xf4000000 - 0xf400ffff] mem
  235. PCI: 00:01.0 allocate_resources_mem: next_base: f4010000 size: 4100000 align: 26 gran: 20 done
  236. Root Device assign_resources, bus 0 link: 0
  237. Setting RAM size to 384 MB
  238. PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
  239. PCI: 00:00.0 10 <- [0x00e0000000 - 0x00efffffff] size 0x10000000 gran 0x1c prefmem
  240. PCI: 00:01.0 1c <- [0x000000e3ff - 0x000000e3fe] size 0x00000000 gran 0x0c bus 01 io
  241. PCI: 00:01.0 24 <- [0x00ff7fffff - 0x00ff7ffffe] size 0x00000000 gran 0x14 bus 01 prefmem
  242. PCI: 00:01.0 20 <- [0x00f0000000 - 0x00f40fffff] size 0x04100000 gran 0x14 bus 01 mem
  243. PCI: 00:01.0 assign_resources, bus 1 link: 0
  244. PCI: 01:00.0 10 <- [0x00f0000000 - 0x00f3ffffff] size 0x04000000 gran 0x1a mem
  245. PCI: 01:00.0 30 <- [0x00f4000000 - 0x00f400ffff] size 0x00010000 gran 0x10 romem
  246. PCI: 00:01.0 assign_resources, bus 1 link: 0
  247. PCI: 00:07.0 assign_resources, bus 0 link: 0
  248. PNP: 03f0.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io
  249. PNP: 03f0.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq
  250. PNP: 03f0.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq
  251. PNP: 03f0.1 60 <- [0x0000000378 - 0x000000037f] size 0x00000008 gran 0x03 io
  252. PNP: 03f0.1 70 <- [0x0000000007 - 0x0000000007] size 0x00000001 gran 0x00 irq
  253. ERROR: PNP: 03f0.1 74 drq size: 0x0000000001 not assigned
  254. PNP: 03f0.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
  255. PNP: 03f0.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
  256. PNP: 03f0.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
  257. PNP: 03f0.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
  258. PNP: 03f0.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
  259. PNP: 03f0.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
  260. PNP: 03f0.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
  261. PNP: 03f0.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
  262. ERROR: PNP: 03f0.6 60 io size: 0x0000000008 not assigned
  263. ERROR: PNP: 03f0.6 70 irq size: 0x0000000001 not assigned
  264. ERROR: PNP: 03f0.7 60 io size: 0x0000000001 not assigned
  265. ERROR: PNP: 03f0.7 62 io size: 0x0000000002 not assigned
  266. ERROR: PNP: 03f0.7 70 irq size: 0x0000000001 not assigned
  267. ERROR: PNP: 03f0.a 70 irq size: 0x0000000001 not assigned
  268. PCI: 00:07.0 assign_resources, bus 0 link: 0
  269. PCI: 00:07.1 20 <- [0x0000001420 - 0x000000142f] size 0x00000010 gran 0x04 io
  270. PCI: 00:07.2 20 <- [0x0000001400 - 0x000000141f] size 0x00000020 gran 0x05 io
  271. PCI: 00:08.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io
  272. PCI: 00:08.0 14 <- [0x00f4100000 - 0x00f41000ff] size 0x00000100 gran 0x08 mem
  273. PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
  274. Root Device assign_resources, bus 0 link: 0
  275. Done setting resources.
  276. Show resources in subtree (Root Device)...After assigning values.
  277.  Root Device child on link 0 APIC_CLUSTER: 0
  278.   APIC_CLUSTER: 0 child on link 0 APIC: 00
  279.    APIC: 00
  280.   PCI_DOMAIN: 0000 child on link 0 PCI: 00:00.0
  281.   PCI_DOMAIN: 0000 resource base 1000 size 430 align 8 gran 0 limit e3ff flags 40040100 index 10000000
  282.   PCI_DOMAIN: 0000 resource base e0000000 size 14100100 align 28 gran 0 limit ff7fffff flags 40040200 index 10000100
  283.   PCI_DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index a
  284.   PCI_DOMAIN: 0000 resource base c0000 size 17f40000 align 0 gran 0 limit 0 flags e0004200 index b
  285.    PCI: 00:00.0
  286.    PCI: 00:00.0 resource base e0000000 size 10000000 align 28 gran 28 limit ff7fffff flags 60001200 index 10
  287.    PCI: 00:01.0 child on link 0 PCI: 01:00.0
  288.    PCI: 00:01.0 resource base e3ff size 0 align 12 gran 12 limit e3ff flags 60080102 index 1c
  289.    PCI: 00:01.0 resource base ff7fffff size 0 align 20 gran 20 limit ff7fffff flags 60081202 index 24
  290.    PCI: 00:01.0 resource base f0000000 size 4100000 align 26 gran 20 limit ff7fffff flags 60080202 index 20
  291.     PCI: 01:00.0
  292.     PCI: 01:00.0 resource base f0000000 size 4000000 align 26 gran 26 limit ff7fffff flags 60000200 index 10
  293.     PCI: 01:00.0 resource base f4000000 size 10000 align 16 gran 16 limit ff7fffff flags 60002200 index 30
  294.    PCI: 00:07.0 child on link 0 PNP: 03f0.0
  295.    PCI: 00:07.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
  296.    PCI: 00:07.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags d0000200 index 2
  297.     PNP: 03f0.0
  298.     PNP: 03f0.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
  299.     PNP: 03f0.0 resource base 6 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
  300.     PNP: 03f0.0 resource base 2 size 1 align 0 gran 0 limit 0 flags e0000800 index 74
  301.     PNP: 03f0.1
  302.     PNP: 03f0.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
  303.     PNP: 03f0.1 resource base 7 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
  304.     PNP: 03f0.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
  305.     PNP: 03f0.2
  306.     PNP: 03f0.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
  307.     PNP: 03f0.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
  308.     PNP: 03f0.3
  309.     PNP: 03f0.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
  310.     PNP: 03f0.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
  311.     PNP: 03f0.5
  312.     PNP: 03f0.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 60
  313.     PNP: 03f0.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 62
  314.     PNP: 03f0.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
  315.     PNP: 03f0.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
  316.     PNP: 03f0.6
  317.     PNP: 03f0.6 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
  318.     PNP: 03f0.6 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  319.     PNP: 03f0.7
  320.     PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
  321.     PNP: 03f0.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
  322.     PNP: 03f0.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  323.     PNP: 03f0.8
  324.     PNP: 03f0.a
  325.     PNP: 03f0.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
  326.    PCI: 00:07.1
  327.    PCI: 00:07.1 resource base 1420 size 10 align 4 gran 4 limit e3ff flags 60000100 index 20
  328.    PCI: 00:07.2
  329.    PCI: 00:07.2 resource base 1400 size 20 align 5 gran 5 limit e3ff flags 60000100 index 20
  330.    PCI: 00:07.3
  331.    PCI: 00:07.3 resource base e400 size 40 align 0 gran 0 limit ffff flags d0000100 index 1
  332.    PCI: 00:07.3 resource base f00 size 10 align 0 gran 0 limit ffff flags d0000100 index 2
  333.    PCI: 00:08.0
  334.    PCI: 00:08.0 resource base 1000 size 100 align 8 gran 8 limit e3ff flags 60000100 index 10
  335.    PCI: 00:08.0 resource base f4100000 size 100 align 8 gran 8 limit ff7fffff flags 60000200 index 14
  336.    PCI: 00:13.0
  337. Done allocating resources.
  338. Enabling resources...
  339. PCI: 00:00.0 cmd <- 06
  340. PCI: 00:01.0 bridge ctrl <- 008b
  341. PCI: 00:01.0 cmd <- 07
  342. PCI: 00:07.0 cmd <- 07
  343. PCI: 00:07.1 cmd <- 01
  344. PCI: 00:07.2 cmd <- 01
  345. PCI: 00:07.3 cmd <- 01
  346. PCI: 00:08.0 cmd <- 03
  347. PCI: 01:00.0 cmd <- 03
  348. done.
  349. Initializing devices...
  350. Root Device init
  351. APIC_CLUSTER: 0 init
  352. Initializing CPU #0
  353. CPU: vendor Intel device 683
  354. CPU: family 06, model 08, stepping 03
  355. Enabling cache
  356. microcode: sig=0x683 pf=0x10 revision=0x0
  357. Microcode has no valid size field!
  358. Microcode has no valid size field!
  359. Microcode has no valid size field!
  360. Microcode has no valid size field!
  361. Microcode has no valid size field!
  362. Microcode has no valid size field!
  363. Microcode has no valid size field!
  364. Microcode has no valid size field!
  365. microcode: updated to revision 0x14 date=2001-02-06
  366. CPU: .
  367.  
  368. Setting fixed MTRRs(0-88) Type: UC
  369. Setting fixed MTRRs(0-16) Type: WB
  370. Setting fixed MTRRs(24-88) Type: WB
  371. DONE fixed MTRRs
  372. call enable_fixed_mtrr()
  373. CPU physical address size: 36 bits
  374. Setting variable MTRR 0, base:    0MB, range:  256MB, type WB
  375. Setting variable MTRR 1, base:  256MB, range:  128MB, type WB
  376. Zero-sized MTRR range @0KB
  377. DONE variable MTRRs
  378. Clear out the extra MTRR's
  379. call enable_var_mtrr()
  380. Leave x86_setup_var_mtrrs
  381.  
  382. MTRR check
  383. Fixed MTRRs   : Enabled
  384. Variable MTRRs: Enabled
  385.  
  386. Disabling local apic...done.
  387. CPU #0 initialized
  388. PCI: 00:00.0 init
  389. Northbridge Init
  390. PCI: 00:07.0 init
  391. RTC Init
  392. PCI: 00:07.1 init
  393. IDE: Primary IDE interface: on
  394. IDE: Secondary IDE interface: on
  395. IDE: Access to legacy IDE ports: on
  396. IDE: Primary IDE interface, drive 0: UDMA/33: on
  397. IDE: Primary IDE interface, drive 1: UDMA/33: on
  398. IDE: Secondary IDE interface, drive 0: UDMA/33: on
  399. IDE: Secondary IDE interface, drive 1: UDMA/33: on
  400. PCI: 00:07.2 init
  401. PCI: 00:08.0 init
  402. CBFS: Looking for 'pci10ec,8139.rom'
  403. CBFS: Could not find file 'pci10ec,8139.rom'.
  404. PCI: 01:00.0 init
  405. CBFS: Looking for 'pci5333,8a13.rom'
  406. CBFS: Could not find file 'pci5333,8a13.rom'.
  407. Option ROM address for PCI: 01:00.0 = f4000000
  408. PCI expansion ROM, signature 0xaa55, INIT size 0x8000, data ptr 0x01bc
  409. PCI ROM image, vendor ID 5333, device ID 8a13,
  410. PCI ROM image, Class Code 030000, Code Type 00
  411. Copying VGA ROM Image from f4000000 to 0xc0000, 0x8000 bytes
  412. Real mode stub @00000600: 867 bytes
  413. Calling Option ROM...
  414. Unknown INT10 function 1201!
  415. int10 call returned error.
  416. 0xb102: return 0x100
  417. int1a call returned error.
  418. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  419. int1a call returned error.
  420. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  421. int1a call returned error.
  422. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  423. int1a call returned error.
  424. int1a call returned error.
  425. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  426. int1a call returned error.
  427. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  428. int1a call returned error.
  429. 0xb10b: BAD DEVICE bus 0 devfn 0x3
  430. int1a call returned error.
  431. ... Option ROM returned.
  432. PNP: 03f0.0 init
  433. PNP: 03f0.1 init
  434. PNP: 03f0.2 init
  435. PNP: 03f0.3 init
  436. PNP: 03f0.5 init
  437. Keyboard init...
  438. PNP: 03f0.6 init
  439. PNP: 03f0.7 init
  440. PNP: 03f0.a init
  441. Devices initialized
  442. Show all devs...After init.
  443. Root Device: enabled 1
  444. APIC_CLUSTER: 0: enabled 1
  445. APIC: 00: enabled 1
  446. PCI_DOMAIN: 0000: enabled 1
  447. PCI: 00:00.0: enabled 1
  448. PCI: 00:01.0: enabled 1
  449. PCI: 00:07.0: enabled 1
  450. PNP: 03f0.0: enabled 1
  451. PNP: 03f0.1: enabled 1
  452. PNP: 03f0.2: enabled 1
  453. PNP: 03f0.3: enabled 1
  454. PNP: 03f0.5: enabled 1
  455. PNP: 03f0.6: enabled 1
  456. PNP: 03f0.7: enabled 1
  457. PNP: 03f0.8: enabled 1
  458. PNP: 03f0.a: enabled 1
  459. PCI: 00:07.1: enabled 1
  460. PCI: 00:07.2: enabled 1
  461. PCI: 00:07.3: enabled 1
  462. PCI: 00:13.0: enabled 0
  463. PCI: 00:08.0: enabled 1
  464. PCI: 01:00.0: enabled 1
  465. CPU: 00: enabled 1
  466. Re-Initializing CBMEM area to 0x17fe0000
  467. Initializing CBMEM area to 0x17fe0000 (131072 bytes)
  468. Adding CBMEM entry as no. 1
  469. Moving GDT to 17fe0200...ok
  470. High Tables Base is 17fe0000.
  471. Copying Interrupt Routing Table to 0x000f0000... done.
  472. Adding CBMEM entry as no. 2
  473. Copying Interrupt Routing Table to 0x17fe0400... done.
  474. PIRQ table: 176 bytes.
  475. Adding CBMEM entry as no. 3
  476. smbios_write_tables: 17fe1400
  477. Root Device (Abit BE6-II V2.0 Mainboard)
  478. APIC_CLUSTER: 0 (Intel 82443BX (440BX) Northbridge)
  479. APIC: 00 (Slot 1 CPU)
  480. PCI_DOMAIN: 0000 (Intel 82443BX (440BX) Northbridge)
  481. PCI: 00:00.0 (Intel 82443BX (440BX) Northbridge)
  482. PCI: 00:01.0 (Intel 82443BX (440BX) Northbridge)
  483. PCI: 00:07.0 (Intel 82371FB/SB/MX/AB/EB/MB Southbridge)
  484. PNP: 03f0.0 (Winbond W83977TF Super I/O)
  485. PNP: 03f0.1 (Winbond W83977TF Super I/O)
  486. PNP: 03f0.2 (Winbond W83977TF Super I/O)
  487. PNP: 03f0.3 (Winbond W83977TF Super I/O)
  488. PNP: 03f0.5 (Winbond W83977TF Super I/O)
  489. PNP: 03f0.6 (Winbond W83977TF Super I/O)
  490. PNP: 03f0.7 (Winbond W83977TF Super I/O)
  491. PNP: 03f0.8 (Winbond W83977TF Super I/O)
  492. PNP: 03f0.a (Winbond W83977TF Super I/O)
  493. PCI: 00:07.1 (Intel 82371FB/SB/MX/AB/EB/MB Southbridge)
  494. PCI: 00:07.2 (Intel 82371FB/SB/MX/AB/EB/MB Southbridge)
  495. PCI: 00:07.3 (Intel 82371FB/SB/MX/AB/EB/MB Southbridge)
  496. PCI: 00:13.0 (Intel 82371FB/SB/MX/AB/EB/MB Southbridge)
  497. PCI: 00:08.0 ()
  498. PCI: 01:00.0 ()
  499. CPU: 00 ()
  500. SMBIOS tables: 279 bytes.
  501. Adding CBMEM entry as no. 4
  502. Writing high table forward entry at 0x00000500
  503. Wrote coreboot table at: 00000500, 0x10 bytes, checksum cbe0
  504. New low_table_end: 0x00000528
  505. Now going to write high coreboot table at 0x17fe1c00
  506. rom_table_end = 0x17fe1c00
  507. Adjust low_table_end from 0x00000528 to 0x00001000
  508. Adjust rom_table_end from 0x17fe1c00 to 0x17ff0000
  509. Adding high table area
  510. coreboot memory table:
  511.  0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
  512.  1. 0000000000001000-000000000009ffff: RAM
  513.  2. 00000000000c0000-0000000017fdffff: RAM
  514.  3. 0000000017fe0000-0000000017ffffff: CONFIGURATION TABLES
  515.  4. 00000000ff800000-00000000ffffffff: RESERVED
  516. Wrote coreboot table at: 17fe1c00, 0x1c8 bytes, checksum 1eda
  517. coreboot table: 480 bytes.
  518. Multiboot Information structure has been written.
  519.  0. FREE SPACE 17fe9c00 00016400
  520.  1. GDT        17fe0200 00000200
  521.  2. IRQ TABLE  17fe0400 00001000
  522.  3. SMBIOS     17fe1400 00000800
  523.  4. COREBOOT   17fe1c00 00008000
  524. CBFS: Looking for 'fallback/payload'
  525. CBFS: found.
  526. Got a payload
  527. CPU0: stack from 00138000 to 00140000:Lowest stack address 0013fab8
  528. Loading segment from rom address 0xfffdd9f8
  529.   parameter section (skipped)
  530. Loading segment from rom address 0xfffdda14
  531.   data (compression=0)
  532.   New segment dstaddr 0x0 memsize 0x24 srcaddr 0xfffddabe filesize 0x24
  533.   (cleaned up) New segment addr 0x0 size 0x24 offset 0xfffddabe filesize 0x24
  534. Loading segment from rom address 0xfffdda30
  535.   code (compression=1)
  536.   New segment dstaddr 0x100000 memsize 0x394d0 srcaddr 0xfffddae2 filesize 0x4a1f
  537.   (cleaned up) New segment addr 0x100000 size 0x394d0 offset 0xfffddae2 filesize 0x4a1f
  538. Loading segment from rom address 0xfffdda4c
  539.   Entry Point 0x00000000
  540. Payload is overwriting coreboot tables.
  541. Loading Segment: addr: 0x0000000000000000 memsz: 0x0000000000000024 filesz: 0x0000000000000024
  542. lb: [0x0000000000100000, 0x0000000000144000)
  543. Post relocation: addr: 0x0000000000000000 memsz: 0x0000000000000024 filesz: 0x0000000000000024
  544. it's not compressed!
  545. [ 0x00000000, 00000024, 0x00000024) <- fffddabe
  546. dest 00000000, end 00000024, bouncebuffer 17f58000
  547. Loading Segment: addr: 0x0000000000100000 memsz: 0x00000000000394d0 filesz: 0x0000000000004a1f
  548. lb: [0x0000000000100000, 0x0000000000144000)
  549. segment: [0x0000000000100000, 0x0000000000104a1f, 0x00000000001394d0)
  550.  bounce: [0x0000000017f58000, 0x0000000017f5ca1f, 0x0000000017f914d0)
  551. Post relocation: addr: 0x0000000017f58000 memsz: 0x00000000000394d0 filesz: 0x0000000000004a1f
  552. using LZMA
  553. [ 0x17f58000, 17f64900, 0x17f914d0) <- fffddae2
  554. Clearing Segment: addr: 0x0000000017f64900 memsz: 0x000000000002cbd0
  555. dest 17f58000, end 17f914d0, bouncebuffer 17f58000
  556. Loaded segments
  557. Jumping to boot code at 100000
  558. entry    = 0x00100000
  559. lb_start = 0x00100000
  560. lb_size  = 0x00044000
  561. adjust   = 0x17e9c000
  562. buffer   = 0x17f58000
  563.      elf_boot_notes = 0x00132bf8
  564. adjusted_boot_notes = 0x17fcebf8
  565. Unexpected Exception: 6 @ 10:17fa5bf3 - Halting
  566. Code: 0 eflags: 00010082
  567. eax: 17fa5be6 ebx: 00044000 ecx: 00000000 edx: 001000e6
  568. edi: 17fe0001 esi: 00144000 ebp: 17e9c000 esp: 17fdbed0
  569.  
  570. 17fa5bb0:       77 17 b4 1f 69 3f 90 1d
  571. 17fa5bb8:       77 17 b4 1f 69 3f 90 1d
  572. 17fa5bc0:       00 00 00 00 00 00 00 00
  573. 17fa5bc8:       00 00 00 00 00 00 00 00
  574. 17fa5bd0:       00 00 00 00 00 00 00 00
  575. 17fa5bd8:       00 00 00 00 00 00 00 00
  576. 17fa5be0:       00 00 00 00 00 00 00 00
  577. 17fa5be8:       00 00 00 00 00 00 00 00
  578. 17fa5bf0:       00 00 00 00 00 00 00 00
  579. 17fa5bf8:       00 00 00 00 00 00 00 00
  580. 17fa5c00:       00 00 00 00 00 00 00 00
  581. 17fa5c08:       00 00 00 00 00 00 00 00
  582. 17fa5c10:       00 00 00 00 00 00 00 00
  583. 17fa5c18:       00 00 00 00 00 00 00 00
  584. 17fa5c20:       61 87 c8 89 be c5 86 df
  585. 17fa5c28:       61 87 c8 89 be c5 86 df