a

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity CNT20_PLIS is port (
        CLK     : in std_logic;     --Sinchro signalas
        RST     : in std_logic;     -- Reset signalas
        CNT_CMD : in std_logic;     -- Komanda
        CNT_C   : out std_logic;    --Pernasa
        CNT_O   : out std_logic_vector(4 downto  0)
        );
end CNT20_PLIS;


architecture rtl of CNT20_PLIS is
    signal CNT_A: unsigned (4 downto  0);
begin
    process(CLK, RST, CNT_CMD)
    begin

        if RST = '0' then
            CNT_A <= "00000";
            CNT_C <= '1';

        elsif CLK'event and CLK = '1' and CNT_CMD = '1' then

            if CNT_A < 19  then
                CNT_A <= CNT_A + 1;

                if CNT_A = 18 then
                    CNT_C <= '0';

                else
                    CNT_C <= '1';

                end if;
            else
                CNT_C <= '1';
                CNT_A <= "00000";

            end if;
        end if;
    end process;
CNT_O <= not(std_logic_vector(CNT_A));
end rtl;