Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- //additionneur 3bits
- module addition(SW,LEDLR,LEDG);
- input[5:0]SW;
- output[5:0]LEDLR;
- output[3:0]LEDG;
- wire[2:0]A,B,S;
- wire[3:1]C;
- assign A=SW[5:3];
- assign B=SW[2:0];
- fa bit0 (A[0],B[0],l'b0,S[0],C[1]);
- fa bit1 (A[1],B[1],C[1],S[1],C[2]);
- fa bit2 (A[2],B[2],C[2],S[2],C[3]);
- assign LEDLR=SW;
- assign LEDG=S;
- endmodule
- module fa(a,b,ci,s,co);
- input a,b,ci;
- output s,co;
- wirea_xor_b;
- assign a_wor_b=a^b;
- assign s=~a&~b&c|~a&b&~c|a&~b&~c|a&b&c;
- assign co=~a&b&c|a&~b&c|a&b&~c|a&b&c;
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement