Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- import stdlib as std
- use 'stdlib.sx'
- class LogicGate:
- @virtual
- def get_state(): bool
- @virtual
- def set_state(bool state):
- class And(LogicGate):
- LogicGate* i0, i1
- def get_state(): bool
- return self.i0 and self.i1
- def set_state(bool state):
- pass
- def main(): i32
- And* and_0 = new And()
- and_0.i0 = new Input()
- and_0.i1 = new Input()
- and_0.i0.set_state(0)
- and_0.i1.set_state(0)
- print("%b & %b = %b\n" %(and_0.i0, and_0.i1, and_0.get_state()))
- and_0.i0.set_state(0)
- and_0.i1.set_state(1)
- print("%b & %b = %b\n" %(and_0.i0, and_0.i1, and_0.get_state()))
- and_0.i0.set_state(1)
- and_0.i1.set_state(0)
- print("%b & %b = %b\n" %(and_0.i0, and_0.i1, and_0.get_state()))
- and_0.i0.set_state(1)
- and_0.i1.set_state(1)
- print("%b & %b = %b\n" %(and_0.i0, and_0.i1, and_0.get_state()))
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement